The subject disclosure relates generally to semiconductor devices.
Many semiconductor devices are limited in their ability to withstand high standoff voltage bias between their terminals due to both the electric field strength of the dielectric materials used to provide electrical isolation and the electrical path length between opposing terminals. The electrical path length is a limiting factor that prevents semiconductor devices from being able to withstand high standoff voltages.
The above-described description is merely intended to provide a contextual overview of current semiconductor designs and is not intended to be exhaustive.
The following presents a simplified summary in order to provide a basic understanding of some aspects described herein. This summary is not an extensive overview of the disclosed subject matter. It is intended to neither identify key nor critical elements of the disclosure nor delineate the scope thereof. Its sole purpose is to present some concepts in a simplified form as a prelude to the more detailed description that is presented later.
In one or more embodiments, a semiconductor device is provided, comprising a silicon substrate; and one or more encapsulation materials having high field strength that encapsulate sidewalls of the silicon substrate to enable withstanding standoff voltages between components on the semiconductor device of 500 volts or more.
Also, one or more embodiments provide a semiconductor device comprising a silicon substrate comprising sidewalls that are encapsulated with one or more materials having high field strength, wherein encapsulation of the sidewalls with the one or more materials enables the silicon device to withstand breakdown voltages between components on the semiconductor device of at least 500 volts.
Also, according to one or more embodiments, a method for fabricating a semiconductor device is provided, comprising depositing, within a silicon substrate of a wafer on which semiconductor devices are formed, vertical layers of one or more materials having a high field strength at boundaries of the semiconductor devices; and separating the semiconductor devices to yield singulated semiconductor devices having sidewalls that are encapsulated by the one or more materials, wherein encapsulation sidewalls by the one or more materials enables the singulated semiconductor devices to withstanding standoff voltages between components on the singulated semiconductor devices of 500 volts or more.
The disclosure herein is described with reference to the drawings, wherein like reference numerals are used to refer to like elements throughout. In the following description, for purposes of explanation, numerous specific details are set forth in order to provide a thorough understanding of the subject innovation. It may be evident, however, that various disclosed aspects can be practiced without these specific details. In other instances, well-known structures and devices are shown in block diagram form in order to facilitate describing the subject innovation.
The electric field strength of the dielectric materials used to provide electrical isolation in many semiconductor devices, as well as the electrical path length between opposing terminals of those devices, limits the ability of these devices to withstand high standoff voltage bias. For example, the sidewalls 104 of the die, which are exposed by the process of separating the die from its wafer (e.g., via sawing, laser cutting, deep reactive ion etching (DRIE), or scribing) are typically highly conductive and thus yield a potential breakdown path represented by the arrows in
These limitations are difficult to overcome when the bias potential that is applied across the terminals of the device 100 exceed a few hundred volts, preventing the device from achieving higher breakdown voltages. The ability of a semiconductor device to support higher breakdown voltages can be critical in device applications that require bias voltages in the kilovolt or multi-kilovolt range. Although ceramic materials with high dielectric constants can be used for devices in applications requiring bias voltages in the range of kilovolts, the use of ceramic materials limits the applicability to passive device structures only.
To address these and other issues, one or more embodiments described herein provide a semiconductor device architecture in which the sidewalls of the silicon substrate are passivated by encapsulating the sidewalls 104 in dielectric materials having high electric field strength. Encapsulating all the sidewalls 104 using high field strength dielectric materials eliminates electrical paths in air or vacuum and confines the electric fields in these high field strength materials, increasing the breakdown voltage relative to unencapsulated devices and allowing the device to withstand greater standoff voltages. In some cases, encapsulating the sidewalls 104 in this manner can allow the device to withstand voltages of 3000V or greater.
Substantially any dielectric material, or combination of dielectric materials, having high field strength can be used to encapsulate the sidewalls 104 in a manner that achieves higher breakdown voltage for the device.
Saw or dicing streets 204 are formed as gaps between the silicon nitride layers 118 and BCB layers 112 of adjacent devices on the wafer 200 (only two streets 204A and 204B are depicted in the cross-section of
In this example, vertical layers of thick thermal oxide 202 are formed within the layer of silicon substrate 108 adjacent to the edges of the cutting paths. When the wafer 200 is diced to separate the dies—that is, when the intermediate sections of silicon substrate 108C and 108D below the dicing streets 204 are removed—each layer of thermal oxide 202 remains with its corresponding singulated die.
With the sidewalls of the die 200A encapsulated with thermal oxide 202—a material having a high field strength—electrical paths through air or vacuum are eliminated and, when a voltage is applied to the terminals of the device, the electric fields are confined to materials having a high field strength, increasing the breakdown voltage of the device relative to dies having unencapsulated sidewalls.
The sidewall encapsulation techniques described herein can be realized using standard silicon semiconductor batch fabrication processes and materials, including but not limited to glass, low pressure chemical vapor deposition (LPCVD) conformal silicon nitride, silicon diode depositions, and various atomic layer deposition (ALD) oxides and nitrides. Dielectric films that can be used include, but are not limited to, various oxides and nitrides such as aluminum oxide (Al2O3), aluminum nitride (AlN), hafnium oxide (HfO2), hafnium nitrude (HfN), lanthanum oxide (La2O3), silicon dioxide (SiO2), titanium dioxide (TiO2), zinc oxide (ZnO), zirconium oxide (ZrO2), scandium oxide (Sc2O3), and gallium trioxide (Ga2O3). Such dielectric films can reduce the cost and size of the final semiconductor devices relative to high dielectric constant ceramic structures.
Also, the use of silicon as the basis of the encapsulating materials enables active devices (e.g., diodes, transistors, thyristors, etc.), passive devices (e.g., capacitors, resistors, inductors, filters, etc.), and heterogeneous II-V materials (e.g., GaN-on-Si; GaAs-on-Si; InP-on-Si) and high-electron-mobility transistor (HEMT) devices to be realized in a monolithic kilovolt integrated circuit whose breakdown voltages are increased via sidewall encapsulation. Since this sidewall encapsulation technique is a silicon-based technology, some electrical characteristics can be improved relative to ceramic-based solutions (e.g., capacitance variation versus temperature, low parasitic loss, small footprint and low profile, low equivalent series resistance (ESR), low equivalent series inductance (ESL), high volume efficiency, temperature and volume linearity, low terminal electrical leakage, etc.).
At 704, sections of the silicon substrate between adjacent devices on the wafer are removed—e.g., by sawing, laser cutting, deep reactive ion etching (DRIE) or scribing—to singulate the devices, such that each resulting singulated device comprises sidewalls that are encapsulated by the vertical layers of dielectric material formed at the boundaries of the device. Encapsulating all the sidewalls using high field strength dielectric materials in this manner can eliminate electrical paths in air or vacuum and confine the electric fields in the high field strength encapsulating materials, allowing the device to withstand greater standoff voltages relative to unencapsulated devices.
Reference throughout this specification to “one embodiment,” “an embodiment,” “an example,” “a disclosed aspect,” or “an aspect” means that a particular feature, structure, or characteristic described in connection with the embodiment or aspect is included in at least one embodiment or aspect of the present disclosure. Thus, the appearances of the phrase “in one embodiment,” “in one aspect,” or “in an embodiment,” in various places throughout this specification are not necessarily all referring to the same embodiment. Furthermore, the particular features, structures, or characteristics may be combined in any suitable manner in various disclosed embodiments.
As utilized herein, terms “component,” “system,” “engine,” “architecture” and the like are intended to refer to a computer or electronic-related entity, either hardware, a combination of hardware and software, software (e.g., in execution), or firmware. For example, a component can be one or more transistors, a memory cell, an arrangement of transistors or memory cells, a gate array, a programmable gate array, an application specific integrated circuit, a controller, a processor, a process running on the processor, an object, executable, program or application accessing or interfacing with semiconductor memory, a computer, or the like, or a suitable combination thereof. The component can include erasable programming (e.g., process instructions at least in part stored in erasable memory) or hard programming (e.g., process instructions burned into non-erasable memory at manufacture).
By way of illustration, both a process executed from memory and the processor can be a component. As another example, an architecture can include an arrangement of electronic hardware (e.g., parallel or serial transistors), processing instructions and a processor, which implement the processing instructions in a manner suitable to the arrangement of electronic hardware. In addition, an architecture can include a single component (e.g., a transistor, a gate array, ...) or an arrangement of components (e.g., a series or parallel arrangement of transistors, a gate array connected with program circuitry, power leads, electrical ground, input signal lines and output signal lines, and so on). A system can include one or more components as well as one or more architectures. One example system can include a switching block architecture comprising crossed input/output lines and pass gate transistors, as well as power source(s), signal generator(s), communication bus(ses), controllers, I/O interface, address registers, and so on. It is to be appreciated that some overlap in definitions is anticipated, and an architecture or a system can be a stand-alone component, or a component of another architecture, system, etc.
What has been described above includes examples of the subject innovation. It is, of course, not possible to describe every conceivable combination of components or methodologies for purposes of describing the subject innovation, but one of ordinary skill in the art can recognize that many further combinations and permutations of the subject innovation are possible. Accordingly, the disclosed subject matter is intended to embrace all such alterations, modifications and variations that fall within the spirit and scope of the disclosure. Furthermore, to the extent that a term “includes”, “including”, “has” or “having” and variants thereof is used in either the detailed description or the claims, such term is intended to be inclusive in a manner similar to the term “comprising” as “comprising” is interpreted when employed as a transitional word in a claim.
Moreover, the word “exemplary” is used herein to mean serving as an example, instance, or illustration. Any aspect or design described herein as “exemplary” is not necessarily to be construed as preferred or advantageous over other aspects or designs. Rather, use of the word exemplary is intended to present concepts in a concrete fashion. As used in this application, the term “or” is intended to mean an inclusive “or” rather than an exclusive “or”. That is, unless specified otherwise, or clear from context, “X employs A or B” is intended to mean any of the natural inclusive permutations. That is, if X employs A; X employs B; or X employs both A and B, then “X employs A or B” is satisfied under any of the foregoing instances. In addition, the articles “a” and “an” as used in this application and the appended claims should generally be construed to mean “one or more” unless specified otherwise or clear from context to be directed to a singular form.
Additionally, some portions of the detailed description have been presented in terms of algorithms or process operations on data bits within electronic memory. These process descriptions or representations are mechanisms employed by those cognizant in the art to effectively convey the substance of their work to others equally skilled. A process is here, generally, conceived to be a self-consistent sequence of acts leading to a desired result. The acts are those requiring physical manipulations of physical quantities. Typically, though not necessarily, these quantities take the form of electrical and/or magnetic signals capable of being stored, transferred, combined, compared, and/or otherwise manipulated.
It has proven convenient, principally for reasons of common usage, to refer to these signals as bits, values, elements, symbols, characters, terms, numbers, or the like. It should be borne in mind, however, that all of these and similar terms are to be associated with the appropriate physical quantities and are merely convenient labels applied to these quantities. Unless specifically stated otherwise or apparent from the foregoing discussion, it is appreciated that throughout the disclosed subject matter, discussions utilizing terms such as processing, computing, calculating, determining, or displaying, and the like, refer to the action and processes of processing systems, and/or similar consumer or industrial electronic devices or machines, that manipulate or transform data represented as physical (electrical and/or electronic) quantities within the registers or memories of the electronic device(s), into other data similarly represented as physical quantities within the machine and/or computer system memories or registers or other such information storage, transmission and/or display devices.
Unless otherwise indicated in the examples and elsewhere in the specification and claims, all parts and percentages are by weight, all temperatures are in degrees Centigrade, and pressure is at or near atmospheric pressure.
With respect to any figure or numerical range for a given characteristic, a figure or a parameter from one range may be combined with another figure or a parameter from a different range for the same characteristic to generate a numerical range.
Other than in the operating examples, or where otherwise indicated, all numbers, values and/or expressions referring to quantities of ingredients, reaction conditions, etc., used in the specification and claims are to be understood as modified in all instances by the term “about.”
In regard to the various functions performed by the above described components, architectures, circuits, processes and the like, the terms (including a reference to a “means”) used to describe such components are intended to correspond, unless otherwise indicated, to any component which performs the specified function of the described component (e.g., a functional equivalent), even though not structurally equivalent to the disclosed structure, which performs the function in the herein illustrated exemplary aspects of the embodiments. In addition, while a particular feature may have been disclosed with respect to only one of several implementations, such feature may be combined with one or more other features of the other implementations as may be desired and advantageous for any given or particular application. It will also be recognized that the embodiments include a system as well as a computer-readable medium having computer-executable instructions for performing the acts and/or events of the various processes.
This application claims priority to U.S. Provisional Patent Application Ser. No. 63/178,060, filed on Apr. 22, 2021, and entitled “EDGE ENCAPSULATION FOR HIGH VOLTAGE DEVICES,” the entirety of which is incorporated herein by reference.
Number | Date | Country | |
---|---|---|---|
63178060 | Apr 2021 | US |