Electrical connector and method of making it

Abstract
The present invention is an electrical connector in which a substrate (such as a printed circuit board or PCB) includes a plurality of apertures (or vias) and some of those apertures are filled with two materials to improve the characteristics of the electrical interconnection. The preferred process of crating the filled vias includes the steps of plating the vias with an electrically-conductive material to create an electrically-conductive path between portions of the substrate and components associated with the substrate and partially filling the apertures, then filling at least a portion of the apertures or vias with a second or different filling material to seal at least apart of the electrically conductive path through the plating. The second filling material may be chosen to provide thermal compensation for the connection.
Description
BACKGROUND OF THE INVENTION

1. Field of Invention


The present invention relates to an improved electrical connector and method of making it. More specifically, the present invention relates to an electrical connector comprising elastic contacts on an insulating substrate, in which vias or holes in the insulating substrate are filled to provide a better connector performance and improved ease of manufacturing.


2. Background Art


Electrical connectors are an important component of many electronic devices. As the devices become smaller, the functionality is increasing, requiring increasing numbers of electrical interconnections between components. In order to enable system miniaturization, the electrical connectors must become smaller, yet they are required to handle increasing power and signal loads and to operate at faster speeds. It is necessary in many applications to provide a low-cost, high reliability electrical interconnection on an extremely small scale to allow for an increasing number of components to be interconnected. As the operating frequencies and data transfer rates of the electronic system increases, there is an increased need for high speed signal integrity through the connector.


Various electrical connectors have been proposed in the prior art. Examples of such electrical connector (electrical interconnection) is shown in Neoconix' prior patents such as U.S. Pat. No. 7,113,408.


Conventional electrical connectors present challenges in terms of their size, cost, and operating speed. A conventional connector has a substantial size and a significant cost to manufacture, especially when the connector includes many electrical contacts. Such connectors also must operate at speeds which are increasing without losing data as a result of the electrical connections. Power handling requirements are also increasing. Conventional connectors are limited in power handling capability, and can overheat when power load exceeds their capability. These conventional connectors are typically lacking in their ability to dissipate heat or to conduct heat away from the mating components.


Further, many electrical connectors utilize precious metal surface finishes, such as gold, to prevent corrosion. These materials are costly. As a result there is a desire to use smaller connections (to take up less space and to use less precious material), and to minimize the surface area which must be finished with the precious metals.


Electronic devices and particularly portable electronic devices are susceptible to corrosion and degradation from liquids or gases from the environment that penetrate the system. Electrical connectors typically have a high density of electrical interconnections, and it is difficult to shield these from the environment while maintaining connector separability. In contrast, interconnections on a packaged semiconductor can be over-molded or under-filled to protect the interconnections from moisture, water, or gas ingress. Hence, the electrical connector tends to be a highly susceptible component from the perspective of water ingress or damage from corrosive environments.


Accordingly, it will be apparent that the prior art electrical connectors have limitations and undesirable characteristics.


SUMMARY OF THE INVENTION

The present invention overcomes the limitations and disadvantages of the prior art electrical connectors and methods of making them.


The present invention is an improved electrical connector and method of making it in which the electrical connector may have dense interconnections, and which provides high reliability interconnections, low resistance and high current carrying capacity, improved thermal dissipation, reduced precious metal usage during fabrication, and thin electrical conductors while providing improved protection for the electrical interconnections. This method and connector will allow for smaller scale interconnections and greater reliability of the interconnection while providing improved signal integrity at high frequency and an economical electrical connector to manufacture.


Other objects and advantages of the present invention will be apparent to those skilled in the relevant art in view of the following description of the preferred embodiment and the accompanying drawings.





BRIEF DESCRIPTION OF THE DRAWINGS


FIG. 1 illustrates one form of prior art electrical connector in an enlarged, cut-away or sectional view;



FIG. 2 illustrates one form of an electrical connector of the present invention in an enlarged, cut-away or sectional view;



FIG. 3 illustrates a second form of prior art electrical connector in a cut-away or sectional view;



FIG. 4 illustrates a second form of an electrical connector of the present invention in a cut-away or sectional view;



FIG. 5 illustrates portions of the electrical connector of FIG. 2 or 4 as one example of manufacturing progression using the method of the present invention;



FIG. 6 is a flow chart illustrating one process for making the electrical connector of the present invention;



FIG. 7 is a cross-sectional view of an electrical connector which illustrates other uses for the present invention on multilayer printed circuit structures containing blind and/or buried interconnections; and



FIGS. 8
a, 8b, 8c and 8d illustrate applications for the use of the present invention to create a sealed electrical connector, where FIG. 8c is a front view of a contact pad array on a PCB to which an electrical connector (or interposer), shown in perspective view of FIG. 8a, would mate, FIG. 8b is an enlarged perspective view from a different angle of a portion of the electrical connector (interposer) of FIG. 8a, showing details of its contact array and FIG. 8d is a cross-sectional view depicting one application of that electrical connector.





DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT


FIG. 1 is an enlarged and cross-sectional view of a portion of an electrical connector 10 of the prior art, such as is described in U.S. Pat. No. 7,113,408 owned by assignee of the present invention, Neoconix. The electrical connector as shown in this view the electrical connector 10 has a substrate 12 a plurality of electrical contacts 14 mounted on a top surface 12a of the substrate 12 and a plurality of contacts 16 mounted on a bottom surface 12b of the substrate 12. The electrical contacts 14 and 16 are typically formed from an initially flat sheet of conductive material which has been formed into a three-dimensional shape in a batch process (as described in U.S. Pat. No. 7,758,351, owned by the assignee of the present invention), with the sheet of electrical contacts then secured to the substrate 12 in a single operation, then singulated in a conventional process (such as a chemical etching process).


The substrate 12 is typically non-conducting and made starting with a printed circuit board (PCB) material such as a sheet of copper-clad FR4. The substrate 12 as shown in this FIG. 1 includes a plurality of through holes 18 which are formed in a conventional manner. The through holes 18 (which are also sometimes referred to as apertures or vias and may extend completely through the substrate 12 or only partially through the substrate 18, terminating at an intermediate layer of the substrate 18) are plated in a conventional manner to provide an electrically conductive via 18a through the substrate 12. The copper cladding and plating material also provides conductor portions 12c, 12d on the top and bottom surfaces 12a, 12b to provide an electrically-conductive path on these surfaces of the substrate 12 to electrically couple selected electrical contacts 14, 16, 12c and 12d are electrically connected to the plated via which provides a conductive path between 12c and 12d.


The plated through holes are typically formed through a drilling process followed by a process to make the hole walls electrically conductive, after which the hole walls are plated through a chemical or electrochemical process which allows for the wall of the electrically conductive via 18a to be of a controlled thickness to provide sufficient conductivity and reliability. The standard through hole or via 18 with plating 18a of the prior art electrical connectors is thus not filled completely, but only around the periphery of the cylindrical opening, having a hollow or open center portion, represented by the reference numeral 18c.



FIG. 2 illustrates an electrical connector 10′ of the present invention which is a modified version of the connector 10 of FIG. 1. In this view, the connector 10′ includes a substrate 12 with a plurality of through holes 18 and a plurality of electrical contacts 14 mounted to the top surface 12a of the substrate 12 and a plurality of electrical contacts 16 mounted to the lower or bottom surface 12b of the substrate 12. A first conductive material (a plating material) is shown applied to the aperture to provide the plating layer 18a as an electrical connection with selected electrical contacts 14, leaving a cylinder-shaped opening within the aperture 18. A fill material 18b substantially fills the cylinder-shaped void, providing a covering and sealing material over at least a portion of the plating material 18a within the aperture 18.


The preferred fill material 18b for many applications of the present invention is thermosetting epoxy, a plastic material. However, other materials can be used to advantage in the present invention including other thermo-setting materials (such as acrylic, polyimide, or Bakelite) or thermoplastic material (such as PMMA, thermoplastic polyimide, or LCP). Other materials which could be used to advantage as the fill material 18b in the present invention include solder mask, fluoropolymers, and other polymers and blends of polymers. The via fill material 18b also can be a composite polymeric material including particulate or fiber filler materials such as glass fibers, alumina, silicon carbide, magnesium oxide, or silicon dioxide (silica) particles to control thermal expansion or to increase thermal conductivity, where silica is particularly useful in mixtures to achieve a desired coefficient of thermal expansion. The via fill material also can include conductive fillers such as silver flake or metal particles including gold, copper and/or silver to improve conductivity and/or reliability. In yet some other applications, a via fill material can be an electrically conductive material—a metal such as copper or an alloy such as solder. The filler could include copper which has been plated sufficiently to completely fill the via. The solder filler could be created by printing solder paste into the vias, then reflowing to create a solder via fill.


The via fill material 18b can provide a mechanical strengthening of the electrical connection provided by the plated via. This via fill material reduces the stress on the via plating layer 18a during electrical connector operation, including reducing stress during thermal cycling or during activation of the electrical connector (for example, from flexing of the electrical connection structure or from expansion and contraction of the substrate 12). The present invention also contemplates that the via fill material might provide a sealed connector in some applications, including with a separate seal such as an o-ring, If desired. A sealed connector provided by (or in conjunction with) the via fill material can protect the sensitive electronic components inside of an electronic device from gases and liquids which might erode or corrode the electronic components and reduce the effectiveness and the useful life of the electronic system.


The via fill material 18b may be chosen based on the application under consideration. In some cases, it is desirable to have a coefficient of thermal expansion which is selected based on the coefficient of the plating material (approximately equal to that of the plating material). In other applications, it is desirable to have a coefficient of thermal expansion which is approximately the same as the coefficient of thermal expansion of the substrate. In still others, it is desirable to have a coefficient of thermal expansion which is approximately the average of the coefficients of thermal expansion of the plating material and the substrate.


The via fill material 18b might be thermally conductive in other applications. This can be accomplished by using thermally conductive fillers in the via fill material, such as metals (for example copper) and certain ceramic materials (for example boron nitride, aluminum nitride, or aluminum oxide). Using a thermally conductive fill material would improve the heat transfer through the electrical connector 10′ and reduce the heat retained at the electrical interconnections or transferred to the mating components, which may be heat sensitive. This can effectively increase the current carrying capacity of the connector, and as a result may reduce the number of high power interconnections required and/or improve the reliability of the system.


The via fill material 18b might be electrically conductive in certain other applications. This can be accomplished by including a metal (such as copper, silver, or gold) or a metallic alloy (such as solder) within the fill material. This type of material can reduce the electrical resistance through the electrical connector 10′, enabling high current carrying capability. This increased current carrying capacity can reduce the number of connector contacts (“pins” or “positions”) required to provide sufficient power to a device or system element. This can also reduce the heat generation due to resistive heating and can also improve signal integrity.


Because the elastic contacts commonly require surface finishing with a precious metal such as gold, to ensure low contact resistance and prevent corrosion, and the surface finishing frequently occurs subsequent to attachment of the contacts to the substrate, the via or plated through hole will typically incidentally be plated with the precious metal, increasing gold usage. The via fill material prevents the walls of the via from being plated with the precious metal, reducing the surface area being plated and hence reducing precious metal usage and therefore fabrication cost.


In a connector structure where all of the vias are filled, the connector structure may be sealed from side to side and prevents moisture or water ingress through the connector structure. By sealing the perimeter of the connector to another component or element of the electronic system, a watertight connector can be achieved. This is a significant advantage, for example, for battery connectors for cell phones, where the battery side of the connector may have significantly higher likelihood of exposure to water than the electronic components within the main body of the phone housing. The sealed connector would prevent water ingress from the battery side of the connector into the main body of the phone, where sensitive electronic devices inside including semiconductor devices such as processor chips, memory chips, and logic chips reside.


The present invention is related to electrical connectors in general and is not limited to electrical connectors having a plurality of spring contacts on the top and bottom of the electrical connector, and it is not limited to a connector having electrical contacts on both top and bottom portions of the connector. So, in place of one set of the electrical contacts, an array of surface mount pads could be employed. In the alternative, the contacts could be a ball grid array (BGA), if desired.



FIG. 3 illustrates the use of a ball grid array (BGA) contacts 19 in the electrical connector 10 of the prior art. The electrical connector 10 includes the substrate 12 with its top surface 12a and its bottom surface 12b, with a plurality of spring electrical contacts 14 on the top surface 12a. The substrate 12 includes a plurality of through holes or vias 18 with plating 18a on the vias or through holes, leaving a void or open space 18c within the vias 18. A grid array of balls 19 is mounted to the bottom surface 12b in a conventional manner of soldering the balls in place. However, since the solder would wick into the apertures if the balls were located over a via 18 with its open void 18c or in close proximity thereto, these balls 19 must be spaced from the open vias 18 of this electrical connector 10.



FIG. 4 illustrates the electrical connector 10′ of the present invention with such an array of electrically conductive balls 19 mounted to the lower surface 12b of the substrate 12. The apertures or vias 18 through the substrate 12 have been plated with a plating material 18a and the rest of the aperture has been filled with the fill material 18b. The fill material 18b prevents the solder from wicking into the hole, allowing the placement of a solder ball 19 over an aperture or in close proximity thereto.



FIG. 5 illustrates the substrate of the electrical connector of the present invention as it progresses through one typical manufacturing process, up to but not including the attachment of the sheet of elastic contacts to the substrate. Many variations on this manufacturing process can be made and additional steps can be inserted if desired for particular applications. In step 1, a copper clad FR4 printed circuit board substrate 12e is shown as the starting material, with layers 12f of copper on top and bottom of the insulating material 12g. In step 2, a substrate 12h is shown after the apertures or vias 18 (sometimes called through holes) have been formed, preferably using a drilling process. At step 3 a substrate 12i is shown after the seeding and plating process has formed plated paths 18a through at least some of the vias 18, but leaving the open region or void 18c within the aperture 18 adjacent to the plating 18a. At step 4, a substrate 12j is shown with fill material 18b inserted into the void 18c of step 3. At step 5, the fill material 18b is cured and shrinks and the surfaces (top and bottom, as desired) may be cleaned mechanically or chemically to remove residual material such as resin from the surface of the fill material 18b. At step 6, the substrate 12m now has undergone circuit formation through the use of a “print and etch” process. Portions of the conductive material at 12n have been removed to provide the circuit in the desired interconnection in a well known manner.


Of course, it will be understood that many variations to this process are possible without departing from the spirit of the present invention. So, for example, if the fill material 18b does not substantially shrink during the cure process, planarization may be necessary (e.g., by mechanical abrasion) so that the hole fill 18b surfaces have the desired relationship to the surface of the substrate. If the fill material shrinks too much, then an additional fill step might be desired to bring the level of the fill material to the desired level. If it is desired to have the fill material 18b recessed from the surface of the substrate—for example, to prevent interference with the movement of the spring contacts—the surface of the substrate can be plated with copper in selected locations.



FIG. 6 illustrates the steps of one preferred process for making the electrical connector of the present invention. The process begins with the substrate 12 at step 100, with the preferred substrate being printed circuit board with copper cladding. At step 110 the apertures or vias 18 are formed, preferably using a drilling process. This drilling process could include mechanical drilling, laser drilling, plasma drilling, or other means of hole making. Next at step 120, the apertures 18 are seeded and plated using conventional methods, forming vias 18 with a conductive coat 18a and a cylinder-shaped openings 18c. The cylinder-shaped openings 18c in the vias 18 are filled using a second material at the step 130. This fill process can be accomplished by several means, including screen printing, stencil printing, and dispensing. Screen printing can be done from one side or from both sides of the substrate and with or without vacuum assist to help pull the fill material into the vias. In many applications it is preferred to use a single-sided screen printing using vacuum assist to ensure complete filling of the apertures 18 (where the plating does not fill the via or aperture). Of course, there are other ways to insert the fill material within the voids, including dispensing it and stencil printing it. After the fill material is positioned within the aperture, the preferred method of filling the voids involves heating the fill material to cure it, if it is a thermoset polymer or filled thermoset polymer, or to reflow it if it is a solder paste or thermoplastic polymer, to permanently fill the voids. It is also possible to cure the fill material with ultraviolet (UV) radiation, if a UV curable polymer is used as the fill material. The cure processes stabilizes and solidifies the fill material. The surface of the processed substrate 12 is then cleaned at step 140, preferably using a plasma cleaning process, although a chemical or mechanical cleaning are also possible. Now, the fill material may be in an acceptable position as a result of this processing or it may require planarization. If the fill material protrudes above the surface of the plated, copper clad substrate, a planarization operation will likely be required, such as abrasive sanding, brushing, plasma etching, or polishing, to flatten the fill material so it is coplanar with or slightly recessed from the surface of the copper. If the fill material shrinks substantially during curing, it may be recessed from the surface of the plated, copper clad substrate. It is possible a second via filling process may be required to fully fill the via. At the step 150 printing and etching is done to provide a surface with the appropriate conductive attachments. Alternatively, a pattern plating process or semi-additive circuit formation process can be used to provide the appropriate conductive attachments. Then at step 160 the elastic contacts are attached to the conductive attachments, preferably by positioning the sheet of elastic contacts in the proper location, bonding and interconnecting the sheet of electrical contacts, then singulating the contacts.


Finally, if some further finishing of the surface of the fill material is required or desired, it may be done, such as adding a metallization layer on top of the fill material (which can be accomplished through plating or other suitable methods).



FIG. 7 illustrates a variation on the present invention wherein the electrical connector includes a multilayer printed circuit board (PCB). This electrical connector 10″ includes a PCB or substrate 12″ having multiple conductive lawyers separated by insulating layers made in a conventional, known manner. The substrate 12″ has its top surface 12a and its bottom surface 12b each having electrical contacts 14, 16 mounted thereon. As shown in this view, there is a blind via 50 and a buried via 60 illustrated in this view, where the blind via 50 is beneath a connection plate and the buried via is between two internal conductive layers 60c, 60d of the substrate 12″. The filling of the blind via 50 includes a conductive material 50a and a second material 50b which fills the rest of the hole (the void). The filling of the buried via 60 includes a conductive material 60a and a second material 60b filling the void of this via. While the filling of the blind vias on the outer layers of the substrate provides the advantages listed above, the filling of the buried via is optional and depends on the circuit layout and the nature of the multilayer printed circuit board fabrication process.



FIG. 8
a is a perspective view of an electrical connector (or interposer) 240 which provides interconnections including board-to-board or flex-to-board electrical interconnections. A plurality of electrical spring contacts 250 are arranged in an array on the electrical connector (interposer) 240, where the electrical spring contacts 250 are preferably the spring contacts of the type sold by Neoconix under its PCBeam trademark and described in its issued patents. A seal 260 surrounds the array of electrical contacts 250, with the seal 260 being a conventional o-ring or other suitable seal. The seal 260 could also be comprised of the coverlay material 270, where the coverlay in this instance would be substantially compliant, such as an elastomeric material like silicone. When the electrical connector (interposer) 240 is mated to and compressed against the substrate, the seal 260 forms a watertight barrier to fluid penetration. Not shown in this view are the filled vias, which also contribute to forming the watertight connector by preventing water ingress or egress through the vias.



FIG. 8
b shows the detail of a portion of the electrical connector (interposer) 240 with some of the electrical spring contacts 250 which are mounted such that their base portion is located under a coverlay 270. Spring contacts 250 are located in openings 280 in the coverlay 270. Not shown in this view are the filled vias of the present invention which cooperate with the other structures to assist in prevention of moisture or water penetration while protecting the electrical interconnections provided by plating of the vias.



FIG. 8
c shows a mating substrate 200 having a 6×5 array of contact pads 210 arranged on a PCB or flex circuit substrate 215. An optional copper seal ring 220 surrounds the contact pads 210. The contact pads 210 are electrically connected by internal vias to electronic circuits on and/or within the substrate. The copper seal ring 220 helps provide a seal by providing a raised surface which compresses against compliant seal on the electrical connector 240 of FIGS. 8a and 8b, such as an o-ring or other compliant member, during actuation of the connector to the substrate 215. The seal formed between the substrate and the connector outside of the contact array, in conjunction with filled vias in the connector interposer, restricts the passage of fluids, such as water or moisture, protecting the electrical connections.



FIG. 8
d shows one representative example of the electrical connector (or interposer) 240 to form a watertight electrical interconnection to the inside of a sealed electronic system 290 surrounded by a housing, 360. A seal 260 surrounds the contact array and is compressed between the electrical connector (or interposer) 240 and the mating printed circuit substrate 200, and/or the housing. The filled vias 310 prevent water ingress through the connector (interposer) 240, and electrically interconnect electrical contacts 250 on a first surface 340 of the electrical connector (or interposer) 240 to electrical contacts 320 on a second surface 350 of the connector (or interposer) 240. An electrical interconnection is made between the electrical contacts 250 on the first surface 340 of the connector (interposer) 240 and mating pads (not shown) on the printed circuit substrate 200. On the second surface 350 of the connector (interposer) 240, electrical interconnections are made between the electrical contacts 320 and a device 300, such as a battery, power supply, or antenna, located outside of the sealed electronic system 290, and thus potentially exposed to the outside environment 330.


Many modifications and alterations of the preferred embodiment described above are possible without departing from the spirit of the present invention. For example, the filled via can be created using a plating or etching process to create a copper or other metal post or pillar on the surface of a carrier sheet, and this post can be inserted into a hole in the non-conductive substrate material to create the solid or filled via. Such a post or pillar could also directly pierce a non-conductive substrate which does not have pre-existing holes within it. Further, some of the features of the present invention can be used to advantage without the corresponding use of other features. For example, the use of an abrasion of the fill of the vias may be desirable in some instances and not required in other instances. Accordingly, the foregoing description of the preferred embodiment should be considered as merely illustrative of the principles of the present invention and not in limitation thereof, as the claims which follow are the sole definitions of the present invention.

Claims
  • 1. An electrical connector comprising: A substrate having a first surface and a second surface and carrying electrical contacts on at least one surface and a plurality of apertures extending between the first surface and the second surface;An electrically-conductive material which extends through at least one of the plurality of apertures and electrically couples the first surface and the second surface; andAn additional material in addition to the conductive material which fills at least one of the plurality of apertures, said additional material filling the aperture to seal at least a portion of the electrically-conductive material from exposure to the environment outside the substrate, said additional material chosen to have a coefficient of thermal expansion approximating the coefficient of thermal expansion of at least one of the substrate and the electrically-conductive material.
  • 2. An electrical connector of the type described in claim 1 wherein the additional material is chosen to have a coefficient of thermal expansion approximating the coefficient of thermal expansion of the electrically-conductive material.
  • 3. An electrical connector of the type described in claim 1 wherein the additional material is chosen to have a coefficient of thermal expansion approximating the coefficient of thermal expansion of the substrate.
  • 4. An electrical connector of the type described in claim 1 wherein the additional material is chosen to have a coefficient of thermal expansion between the coefficient of thermal expansion of the substrate and the coefficient of the electrically-conductive material.
  • 5. An electrical connector of the type described in claim 1 wherein the additional material is electrically conductive.
  • 6. An electrical connector of the type described in claim 1 wherein the additional material includes a thermosetting epoxy material.
  • 7. An electrical connector of the type described in claim 6 wherein the thermosetting epoxy material is filled with silica particles.
  • 8. An electrical connector of the type described in claim 7 wherein the thermosetting epoxy material is filled with a material with high thermal conductivity.
  • 9. An electrical connector of the type described in claim 1 wherein the additional material includes a fusible metal.
  • 10. An electrical connector of the type described in claim 1 wherein at least one of the apertures is a buried via which contains a conductive material and a fill material.
  • 11. An electrical connector of the type described in claim 1 wherein at least one of the apertures is a blind via which contains a conductive material and a fill material.
  • 12. A method of making an electrical connector comprising the steps of: Providing a connector substrate with a plurality of apertures;Coupling at least one electrical component to the substrate;Providing an electrically-conductive path through at least one of the apertures;Choosing an additional material which has a coefficient of thermal expansion approximating the coefficient of thermal expansion of at least one of the substrate and the electrically-conductive path; andFilling at least one of the apertures with the additional material which protects the electrically-conductive path by providing a sealing of the electrically-conductive path.
  • 13. A method including the steps of claim 12 wherein the additional material includes a thermosetting epoxy material.
  • 14. A method including the steps of claim 12 wherein the step of filling includes the step of choosing a fill material with a characteristic based on at least one characteristic of the substrate.
  • 15. A method including the steps of claim 12 wherein the step of filling includes the step of choosing a fill material with a characteristic based on at least one characteristic of the electrically conductive path.
  • 16. A method including the steps of claim 12 wherein the step of filling includes the step of choosing a fill material with a characteristic based on at least one characteristic of the substrate and one characteristic of the electrically conductive path.
  • 17. A method including the steps of claim 12 wherein the step of filling includes the step of choosing a fill material with a characteristic based on at least coefficient of thermal expansion of the substrate.
  • 18. A method including the steps of claim 12 wherein the step of choosing a fill material includes the step of choosing a material with a suitable amount of silica included therein to provide the desired coefficient of thermal expansion.
  • 19. A method of making an electrical connector comprising the steps of: Providing a non-conducting substrate material with apertures extending at least partially therethrough;Mounting conductive elastic elements on at least one surface of the substrate;Applying a first conductive material to at least some of the apertures and at least some of the conductive elastic elements to provide a conductive path from the conductive elements through the conductive material, said conductive material being within at least some of the apertures but not filling the apertures; andApplying a second material within at least some of the apertures to fill at least part of the apertures and cover at least some of the conductive material, whereby at least some of the apertures including a first conductive material and a second material within the aperture.
  • 20. An electrical connector comprising: A substrate including an insulating body, at least one mounting surface and a plurality of apertures extending at least partially through the substrate;A set of electrical contacts carried on the mounting surface of the substrate and at least some of the electrical contacts being adjacent to or on top of at least some of the apertures;A first conductive material within at least some of the apertures and in contact with at least some of the electrical contacts providing an electrical path coupling the electrical contacts with a second surface of the substrate, said first conductive material only partially filling the apertures into which the first conductive material is within; andA second material in the same aperture in which the first conductive material has been inserted, said second material covering at least part of the first conductive material and filling at least part of the aperture, said second material having a coefficient of thermal expansion which approximates the coefficient of thermal expansion of at least one of the substrate and the first conductive material.
  • 21. An electrical connector of the type described in claim 20 wherein the substrate has a second mounting surface comprising mounting pads for at least one chosen from solderballs and surface mount attachments, where at least one of the mounting pads is electrically connected to at least one of the electrical contacts.
  • 22. An electrical connector of the type described in claim 20 wherein the second material comprises a thermosetting epoxy.
  • 23. An electrical connector of the type described in claim 20 wherein the second material has a coefficient of thermal expansion which has been chosen based on the coefficient of thermal expansion of the first material.
US Referenced Citations (404)
Number Name Date Kind
1668011 Friedmann May 1928 A
2382771 Bowers Aug 1945 A
3212049 Mittler et al. Oct 1965 A
3543587 Kawada Dec 1970 A
3634807 Grobe et al. Jan 1972 A
3670409 Reimer Jun 1972 A
3850500 Cobaugh et al. Nov 1974 A
4087146 Hudson, Jr. May 1978 A
4175810 Holt et al. Nov 1979 A
4257417 Gibilisco Mar 1981 A
4344430 Astrove Aug 1982 A
4548451 Benarr et al. Oct 1985 A
4592617 Seidler Jun 1986 A
4657336 Johnson et al. Apr 1987 A
4734053 Imai Mar 1988 A
4790777 Iimori et al. Dec 1988 A
4893172 Matsumoto et al. Jan 1990 A
4944690 Imai Jul 1990 A
4960407 Cope Oct 1990 A
4998885 Beaman Mar 1991 A
5010641 Sisler Apr 1991 A
5053083 Sinton Oct 1991 A
5135403 Rinaldi Aug 1992 A
5139427 Boyd et al. Aug 1992 A
5148266 Khandros et al. Sep 1992 A
5152695 Grabbe et al. Oct 1992 A
5161983 Ohno et al. Nov 1992 A
5173055 Grabbe Dec 1992 A
5199879 Kohn et al. Apr 1993 A
5228861 Grabbe Jul 1993 A
5257950 Lenker et al. Nov 1993 A
5292558 Heller et al. Mar 1994 A
5299939 Walker et al. Apr 1994 A
5316496 Imai May 1994 A
5338209 Brooks et al. Aug 1994 A
5358411 Mroczkowski et al. Oct 1994 A
5366380 Reymond Nov 1994 A
5373964 Moore Dec 1994 A
5380210 Grabbe et al. Jan 1995 A
5409200 Zingher et al. Apr 1995 A
5423687 Laub Jun 1995 A
5468655 Greer Nov 1995 A
5483741 Akram et al. Jan 1996 A
5509814 Mosquera Apr 1996 A
5528456 Takahashi Jun 1996 A
5529504 Greenstein et al. Jun 1996 A
5530288 Stone Jun 1996 A
5532612 Liang Jul 1996 A
5562487 Ii et al. Oct 1996 A
5575662 Yamamoto et al. Nov 1996 A
5583378 Marrs et al. Dec 1996 A
5590460 DiStefano et al. Jan 1997 A
5593903 Beckenbaugh et al. Jan 1997 A
5629837 Barabi et al. May 1997 A
5632631 Fjelstad et al. May 1997 A
5634821 Crane Jun 1997 A
5654231 Liang et al. Aug 1997 A
5691913 Tsuchida et al. Nov 1997 A
5751556 Butler et al. May 1998 A
5759047 Brodsky et al. Jun 1998 A
5772451 Dozier, II et al. Jun 1998 A
5791911 Fasano et al. Aug 1998 A
5802699 Fjelstad et al. Sep 1998 A
5812378 Fjelstad et al. Sep 1998 A
5842273 Schar Dec 1998 A
5860585 Rutledge et al. Jan 1999 A
5896038 Budnaitis et al. Apr 1999 A
5903059 Bertin et al. May 1999 A
5906498 Nagafuji May 1999 A
5911597 Oshitani Jun 1999 A
5934914 Fjelstad et al. Aug 1999 A
5938453 Ichimura Aug 1999 A
5956575 Bertin et al. Sep 1999 A
5967797 Maldonado Oct 1999 A
5967850 Crane Oct 1999 A
5980335 Barbieri et al. Nov 1999 A
5981870 Barcley et al. Nov 1999 A
5984704 Hashiguchi Nov 1999 A
5989994 Khoury et al. Nov 1999 A
5993247 Kidd Nov 1999 A
6000280 Miller et al. Dec 1999 A
6019611 McHugh et al. Feb 2000 A
6027366 Mori et al. Feb 2000 A
6029344 Khandros et al. Feb 2000 A
6031282 Jones et al. Feb 2000 A
6032356 Eldridge et al. Mar 2000 A
6042387 Jonaidi Mar 2000 A
6044548 Distefano et al. Apr 2000 A
6056572 Matsumoto et al. May 2000 A
6063640 Mizukoshi et al. May 2000 A
6072323 Hembree et al. Jun 2000 A
6083837 Millet Jul 2000 A
6084312 Lee Jul 2000 A
6089904 Wu Jul 2000 A
6133534 Fukutomi et al. Oct 2000 A
6142789 Nolan et al. Nov 2000 A
6146151 Li Nov 2000 A
6152771 Juntwait Nov 2000 A
6156484 Bassous et al. Dec 2000 A
6170808 Kutschi Jan 2001 B1
6181144 Hembree et al. Jan 2001 B1
6184699 Smith et al. Feb 2001 B1
6191368 Di Stefano et al. Feb 2001 B1
6196852 Neumann et al. Mar 2001 B1
6200143 Haba et al. Mar 2001 B1
6203347 Crane Mar 2001 B1
6204065 Ochiai Mar 2001 B1
6205660 Fjelstad et al. Mar 2001 B1
6208157 Akram et al. Mar 2001 B1
6218848 Hembree et al. Apr 2001 B1
6220869 Grant et al. Apr 2001 B1
6221750 Fjelstad Apr 2001 B1
6224392 Fasano et al. May 2001 B1
6250933 Khoury et al. Jun 2001 B1
6255727 Khoury Jul 2001 B1
6255736 Kaneko Jul 2001 B1
6263566 Hembree et al. Jul 2001 B1
6264477 Smith et al. Jul 2001 B1
6293806 Yu Sep 2001 B1
6293808 Ochiai Sep 2001 B1
6297164 Khoury et al. Oct 2001 B1
6298552 Li Oct 2001 B1
6300782 Hembree et al. Oct 2001 B1
6306752 DiStefano et al. Oct 2001 B1
6315616 Hayashi Nov 2001 B1
6329604 Koya Dec 2001 B1
6332801 Watanbe Dec 2001 B1
6335210 Farooq et al. Jan 2002 B1
6336269 Eldridge et al. Jan 2002 B1
6337575 Akram Jan 2002 B1
6345987 Mori et al. Feb 2002 B1
6352436 Howard Mar 2002 B1
6361328 Gosselin Mar 2002 B1
6373267 Hiroi Apr 2002 B1
6374487 Haba et al. Apr 2002 B1
6375474 Harper, Jr. et al. Apr 2002 B1
6384475 Beroz et al. May 2002 B1
6386905 Ito May 2002 B1
6392524 Biegelsen et al. May 2002 B1
6392534 Flick May 2002 B1
6397460 Hembree Jun 2002 B1
6399900 Khoury et al. Jun 2002 B1
6402526 Schreiber et al. Jun 2002 B1
6409521 Rathburn Jun 2002 B1
6420661 Di Stefano et al. Jul 2002 B1
6420789 Tay et al. Jul 2002 B1
6420884 Khoury et al. Jul 2002 B1
6428328 Haba et al. Aug 2002 B2
6431881 Engbring et al. Aug 2002 B1
6436802 Khoury Aug 2002 B1
6437591 Farnworth et al. Aug 2002 B1
6442039 Schreiber Aug 2002 B1
D463550 Sherman Sep 2002 S
6447305 Roberts Sep 2002 B1
6452407 Khoury et al. Sep 2002 B2
6454573 Hayashi et al. Sep 2002 B2
6461892 Beroz Oct 2002 B2
6465748 Yamanashi et al. Oct 2002 B2
6472890 Khoury et al. Oct 2002 B2
6474997 Ochiai Nov 2002 B1
6492251 Haba et al. Dec 2002 B1
6497581 Slocum et al. Dec 2002 B2
6517362 Hirai et al. Feb 2003 B2
6520778 Eldridge et al. Feb 2003 B1
6524115 Gates et al. Feb 2003 B1
6532654 Guerin et al. Mar 2003 B2
6551112 Li et al. Apr 2003 B1
6558187 Aoki May 2003 B2
6576485 Zhou et al. Jun 2003 B2
6577003 Crane et al. Jun 2003 B1
6580031 Chung Jun 2003 B2
6604950 Maldonado et al. Aug 2003 B2
6612861 Khoury et al. Sep 2003 B2
6616966 Mathieu et al. Sep 2003 B2
6622380 Grigg Sep 2003 B1
6627092 Clements et al. Sep 2003 B2
6640432 Mathieu et al. Nov 2003 B1
6661247 Maruyama et al. Dec 2003 B2
6663399 Ali et al. Dec 2003 B2
6664131 Jackson Dec 2003 B2
6669489 Dozier, II et al. Dec 2003 B1
6671947 Bohr Jan 2004 B2
6672879 Neidich et al. Jan 2004 B2
6677245 Zhou et al. Jan 2004 B2
6692263 Villain et al. Feb 2004 B2
6692265 Kung et al. Feb 2004 B2
6700072 Distefano et al. Mar 2004 B2
6701612 Khandros et al. Mar 2004 B2
6719569 Ochiai Apr 2004 B2
6730134 Neidich May 2004 B2
6733326 Lee May 2004 B2
6736664 Ueda et al. May 2004 B2
6736665 Zhou et al. May 2004 B2
6749459 Urbaniak et al. Jun 2004 B2
6750136 Zhou et al. Jun 2004 B2
6750551 Frutschy et al. Jun 2004 B1
6759257 McCormack et al. Jul 2004 B2
6763581 Hirai et al. Jul 2004 B2
6791171 Mok et al. Sep 2004 B2
6814584 Zaderej Nov 2004 B2
6814587 Ma Nov 2004 B2
6815961 Mok et al. Nov 2004 B2
6821129 Tsuchiya Nov 2004 B2
6843659 Liao et al. Jan 2005 B2
6847101 Fjelstad et al. Jan 2005 B2
6848173 Fjelstad et al. Feb 2005 B2
6848929 Ma Feb 2005 B2
6853210 Farnworth et al. Feb 2005 B1
6855002 Chiu Feb 2005 B2
6857880 Ohtsuki et al. Feb 2005 B2
6861747 Miyazaki et al. Mar 2005 B2
6869290 Brown et al. Mar 2005 B2
6869307 Endo Mar 2005 B2
6881070 Chiang Apr 2005 B2
6887085 Hirai May 2005 B2
6898580 Curran et al. May 2005 B1
6898773 Teig et al. May 2005 B1
6902425 Huang Jun 2005 B2
6916181 Brown et al. Jul 2005 B2
6920689 Khandros et al. Jul 2005 B2
6923656 Novotny et al. Aug 2005 B2
6926536 Ochiai Aug 2005 B2
6939143 Rathburn Sep 2005 B2
6957963 Rathburn Oct 2005 B2
6960924 Akram Nov 2005 B2
6965245 Kister et al. Nov 2005 B2
6976888 Shirai et al. Dec 2005 B2
6980017 Farnworth et al. Dec 2005 B1
6981879 Kuczynski et al. Jan 2006 B2
6995557 Goldfine et al. Feb 2006 B2
6995577 Farnworth et al. Feb 2006 B2
7001208 Huang Feb 2006 B2
7002362 Farnworth et al. Feb 2006 B2
7004775 Sakurai et al. Feb 2006 B1
7009413 Alghouli Mar 2006 B1
7021941 Chuang et al. Apr 2006 B1
7021970 Ozai Apr 2006 B2
7025601 Dittmann Apr 2006 B2
D521455 Radza May 2006 S
D521940 Radza May 2006 S
7048548 Mathieu et al. May 2006 B2
7053482 Cho May 2006 B2
D522461 Radza Jun 2006 S
D522972 Long et al. Jun 2006 S
7056131 Williams Jun 2006 B1
7063560 Asao Jun 2006 B2
D524756 Radza Jul 2006 S
7070419 Brown et al. Jul 2006 B2
7074074 Zhang et al. Jul 2006 B2
7077660 McAllister et al. Jul 2006 B2
7083425 Chong et al. Aug 2006 B2
7086869 Dangler et al. Aug 2006 B1
7090503 Dittmann Aug 2006 B2
7097496 Zhang et al. Aug 2006 B2
7112089 Liu et al. Sep 2006 B1
7113408 Brown et al. Sep 2006 B2
7114961 Williams Oct 2006 B2
7131850 Frutschy Nov 2006 B2
7140883 Khandros et al. Nov 2006 B2
7156706 Brown et al. Jan 2007 B2
7189090 Aizawa et al. Mar 2007 B2
7210942 Uchida et May 2007 B2
7238044 Uchida et al. Jul 2007 B2
7240425 Khilchenko et al. Jul 2007 B2
7244125 Brown et al. Jul 2007 B2
7244195 Yamagishi et al. Jul 2007 B1
7245137 Eldridge et al. Jul 2007 B2
7247035 Mok et al. Jul 2007 B2
7252540 Tanaka Aug 2007 B2
7261569 Uchida et al. Aug 2007 B2
7261595 Shino Aug 2007 B2
7263771 Ochiai Sep 2007 B2
7285015 Helbok et al. Oct 2007 B2
7347698 Dittmann Mar 2008 B2
7354276 Dittmann Apr 2008 B2
7357644 Dittmann Apr 2008 B2
7371073 William May 2008 B2
7383632 Dittmann Jun 2008 B2
7405364 Nair et al. Jul 2008 B2
7438563 Chung et al. Oct 2008 B2
7537459 Takegahara et al. May 2009 B2
7540081 Kumar et al. Jun 2009 B2
7552530 Mueller Jun 2009 B2
7597561 Radza et al. Oct 2009 B2
7621756 Dittmann Nov 2009 B2
7621761 Mok et al. Nov 2009 B2
7625220 Dittmann et al. Dec 2009 B2
7628617 Brown et al. Dec 2009 B2
7645147 Dittmann Jan 2010 B2
7758351 Brown et al. Jul 2010 B2
7771208 Hougham et al. Aug 2010 B2
7891988 Dittmann et al. Feb 2011 B2
7989945 Williams et al. Aug 2011 B2
8007287 Champion et al. Aug 2011 B1
8033835 Mulfinger et al. Oct 2011 B2
8070496 Li et al. Dec 2011 B2
8113852 Tamura Feb 2012 B2
8137113 Ouchi et al. Mar 2012 B2
8179692 Ihara May 2012 B2
8333597 Tamura Dec 2012 B2
8334595 Jung Dec 2012 B2
20010001080 Eldridge et al. May 2001 A1
20010016435 Fujimura Aug 2001 A1
20010016436 Wimmer Aug 2001 A1
20010024890 Maruyama et al. Sep 2001 A1
20020006744 Tashiro Jan 2002 A1
20020008966 Fjelstad et al. Jan 2002 A1
20020011859 Smith et al. Jan 2002 A1
20020055282 Eldridge et al. May 2002 A1
20020055289 Murakami et al. May 2002 A1
20020058356 Oya May 2002 A1
20020079120 Eskildsen et al. Jun 2002 A1
20020117330 Eldridge et al. Aug 2002 A1
20020129866 Czebatul et al. Sep 2002 A1
20020129894 Liu et al. Sep 2002 A1
20020133941 Akram et al. Sep 2002 A1
20020146919 Cohn Oct 2002 A1
20020173175 Brodsky et al. Nov 2002 A1
20020178331 Beardsley et al. Nov 2002 A1
20020179331 Brodsky et al. Dec 2002 A1
20030000739 Frutschy et al. Jan 2003 A1
20030003779 Rathburn Jan 2003 A1
20030008548 Ueda et al. Jan 2003 A1
20030013341 Urbaniak et al. Jan 2003 A1
20030022503 Clements et al. Jan 2003 A1
20030029907 Neidich et al. Feb 2003 A1
20030035277 Saputro et al. Feb 2003 A1
20030049951 Eldridge et al. Mar 2003 A1
20030064635 Ochiai Apr 2003 A1
20030089936 McCormack et al. May 2003 A1
20030092293 Ohtsuki et al. May 2003 A1
20030096512 Cornell May 2003 A1
20030099097 Mok et al. May 2003 A1
20030129866 Romano et al. Jul 2003 A1
20030139071 Li et al. Jul 2003 A1
20030147197 Uriu et al. Aug 2003 A1
20030194832 Lopata et al. Oct 2003 A1
20040029411 Rathburn Feb 2004 A1
20040033717 Peng Feb 2004 A1
20040072456 Dozier et al. Apr 2004 A1
20040072467 Jordan et al. Apr 2004 A1
20040118603 Chambers Jun 2004 A1
20040127073 Ochiai Jul 2004 A1
20040166702 Higashi Aug 2004 A1
20040229506 Asao Nov 2004 A1
20050020125 Huang Jan 2005 A1
20050042896 Huang Feb 2005 A1
20050088193 Haga Apr 2005 A1
20050099193 Burgess May 2005 A1
20050099763 Rathburn May 2005 A1
20050142900 Boggs et al. Jun 2005 A1
20050161797 Miller Jul 2005 A1
20050164527 Radza et al. Jul 2005 A1
20050167816 Khandros et al. Aug 2005 A1
20050196979 Fedde et al. Sep 2005 A1
20050208785 Kuczynski et al. Sep 2005 A1
20050208788 Dittmann Sep 2005 A1
20050233609 Rathburn Oct 2005 A1
20050260868 Lee Nov 2005 A1
20050287828 Stone et al. Dec 2005 A1
20060028222 Farnworth et al. Feb 2006 A1
20060113107 Williams Jun 2006 A1
20060121756 Kuo et al. Jun 2006 A1
20060128207 Zhang et al. Jun 2006 A1
20060154497 Amemiya et al. Jul 2006 A1
20060160379 Rathburn Jul 2006 A1
20060173425 Meierhoefer Aug 2006 A1
20060189179 Dittmann et al. Aug 2006 A1
20060228933 Liu et al. Oct 2006 A1
20060276059 Dittmann et al. Dec 2006 A1
20060281361 Uchida et al. Dec 2006 A1
20070020960 Williams Jan 2007 A1
20070050738 Dittmann Mar 2007 A1
20070054515 Williams Mar 2007 A1
20070054544 Hirata Mar 2007 A1
20070054545 Takahira Mar 2007 A1
20070105433 Shioda et al. May 2007 A1
20070123074 Nishimura May 2007 A1
20070134949 Dittmann Jun 2007 A1
20070141863 Williams Jun 2007 A1
20070178751 Yamamoto Aug 2007 A1
20070218710 Brown et al. Sep 2007 A1
20070245553 Chong et al. Oct 2007 A1
20070259539 Brown et al. Nov 2007 A1
20070269997 Eldridge et al. Nov 2007 A1
20070275572 Williams et al. Nov 2007 A1
20070275579 Si et al. Nov 2007 A1
20070298626 Hougham et al. Dec 2007 A1
20080045076 Dittmann et al. Feb 2008 A1
20080050958 Hashiguchi et al. Feb 2008 A1
20080076282 Yamaji et al. Mar 2008 A1
20080134502 Dittmann Jun 2008 A1
20080171452 Yakabe et al. Jul 2008 A1
20090042414 Hougham et al. Feb 2009 A1
20090053908 Hougham et al. Feb 2009 A1
20090102500 An et al. Apr 2009 A1
20090189624 Oh et al. Jul 2009 A1
20090193654 Dittmann Aug 2009 A1
20100055941 Dittmann et al. Mar 2010 A1
20100075514 Williams Mar 2010 A1
20100167561 Brown et al. Jul 2010 A1
20110070750 Reisinger et al. Mar 2011 A1
20120156899 Jeon et al. Jun 2012 A1
20130029500 Fan et al. Jan 2013 A1
Foreign Referenced Citations (10)
Number Date Country
692823 Jan 1996 EP
1005086 May 2000 EP
1280241 Jan 2003 EP
1005086 Sep 2003 EP
839321 Jan 2006 EP
9602068 Jan 1996 WO
9743653 Nov 1997 WO
9744859 Nov 1997 WO
0213253 Feb 2002 WO
2007056169 May 2007 WO
Non-Patent Literature Citations (5)
Entry
Guerin, et al., “Spring Land Grid Array Development: an Integrated Demountable Solution”, www.chips.ibm.com/news, MicroNews Third Quarter 2001, pp. 22-24.
Kromann, et al., “Motorola's PowerPC 603 and PowerPC 604 RISC Microprocessor: the C4/Ceramic-ball-grid Array Interconnect Technology”, Motorola Advanced Packaging Technology, Motorola Inc.,(1996), 10 Pgs.
Mahajan, et al., “Emerging Directions for packaging Technologies”, Intel Technology Journal, V. 6, Issue 02, (May 16, 2002),pp. 62-75.
Suppa, “Via Hole Plugging of SBU PCBs: Trends, Possibilities, Application and Processing as Well as Limitations”, Report No. 154 E; Lackwerke Peters GmbH Speziallacke fur die Elekronik; LP023007 E-O; Ref 154e.0, Supplemented and revised version of the paper presented at the DVS/GMM Convention regarding the topic “Electronic Assemblies—Build-up and Process Technology.”,(Feb. 6 and 7, 2002),19 pgs.
Williams “Contact Grid Array System”, Patented Socketing System for the BGA/CSP Technology, E-tec Interconnect Ltd.,(Jun. 2006),1-4 Pgs.
Related Publications (1)
Number Date Country
20130143420 A1 Jun 2013 US