Claims
- 1. A method of fabricating a feature of an integrated circuit in a layer of material, comprising:providing a layer of photoresist including a self-assembled molecular structure and having a first thickness over the layer of material; forming apertures in the layer of photoresist; growing the layer of photoresist to a second thickness greater than the first thickness; and etching the layer of material through the apertures to fabricate a feature.
- 2. The method of claim 1, wherein the layer of photoresist includes a self-assembled monolayer or multilayer film.
- 3. The method of claim 2, wherein the self-assembled assembled monolayer or multilayer film includes a Langmuir-Blodgett film.
- 4. The method of claim 3, wherein the step of forming apertures includes exposing the Langmuir-Blodgett film to an electron beam.
- 5. The method of claim 3, wherein the step of forming apertures includes exposing the Langmuir-Blodgett film to an excimer laser.
- 6. The method of claim 1, wherein the first thickness Is less than 100 nm.
- 7. The method of claim 6, wherein the second thickness is at least 100 nm.
- 8. The method of claim 1, wherein the step of forming apertures includes exposing the layer of photoresist to a source of radiation and developing portions of the photoresist in a developer solution to form the apertures.
- 9. The method of claim 1, wherein the layer of material includes a gate conductor material and the feature is a gate for a transistor.
- 10. A method of fabricating a feature of an integrated circuit in a layer of material, comprising:providing a photoresist layer including a self-assembled molecular structure, the photoresist layer having a first thickness over the layer of material; forming apertures in the self-assembled molecular structure; growing the photoresist layer using the self-assembled molecular structure to a second thickness greater then the first thickness; and etching the layer of material through the apertures to fabricate a feature.
- 11. The method of claim 10, wherein the self-assembled molecular structure includes a Langmuir-Blodgett film.
- 12. The method of claim 11, wherein the step of forming apertures includes exposing the Langmuir-Blodgett film to an electron beam.
- 13. The method of claim 11, wherein the step of forming apertures Includes exposing the Langmuir-Blodgett film to an excimer laser.
- 14. The method of claim 10, wherein the first thickness is less than 40 nm.
- 15. The method of claim 14, wherein the second thickness is at least 100 nm.
- 16. The method of claim 10, wherein the step of forming apertures includes exposing the self-assembled molecular structure to a source of radiation and developing portions of the self-assembled molecular structure in a developer solution to form the apertures.
- 17. A process of fabricating an integrated circuit having a feature, comprising:providing a layer of photoresist including a self-assembled molecular structure and having a first thickness over the layer of material; forming apertures in the layer of the photoresist; exposing the layer of photoresist to a solution containing molecules capable of forming a self-assembled monolayer, wherein the layer of photoresist grows to a thickness greater than the first thickness due to the self-assembled monolayer; and etching the layer of material through the apertures to fabricate a feature.
- 18. The processes of claim 17, wherein the step of exposing Includes using a Langmuir-Blodgett film deposition method to deposit one or more monolayers of a Langmuir-Blodgett film.
- 19. The process of claim 17, wherein the layer of photoresist has a self-assembled molecular film.
- 20. The process of claim 17, wherein the layer of photoresist has a thickness of less than 100 nm.
CROSS-REFERENCE TO RELATED APPLICATIONS
This application claims the benefit of U.S. Provisional Application No. 60/275,850 filed Mar. 14, 2001. This application is related to U.S. application Ser. No. 09/769,197, entitled “Dual Dlamascene Process Using Self-Assembled Monolayer”, filed Jan. 24, 2001, by Krivokpic, et al., now U.S. Pat. No. 6,534,399, U.S. application Ser. No. 09/774,939, entitled “Dual Gate Fabrication Process Using Self-Assembled Molecular Laver”, filed Jan. 31, 2001, by Krivokapic, now U.S. Pat. No. 6,3135,400 U.S. application Ser. No. 10/097,819, entitled “Reducing Feature Dimension Using Self-Assembled Monolayer”, filed Mar. 14, 2002, by Babcock U.S. application Ser. No. 09/772,597, entitled “Dual Damascene Process Using Self-Assembled Monotayer and Spacers”, filed Jan. 30, 2001, by Krivokapic.
Not Applicable.
US Referenced Citations (21)
Foreign Referenced Citations (1)
Number |
Date |
Country |
325465 |
Feb 2002 |
KR |
Non-Patent Literature Citations (1)
Entry |
Fabrication of Gold Nanostructures by Lithography with Self-Assembled Monolayers, vol. 39, No. 12, Dec. 1996, IBM Technical Disclosure Bulletin, pp. 235-238. |
Provisional Applications (1)
|
Number |
Date |
Country |
|
60/275850 |
Mar 2001 |
US |