1. Field
This invention relates to transport of substrates and, specifically, to high throughput transport of substrates from atmospheric into vacuum environment for fabrication of solar cells.
2. Related Arts
Vacuum transport of substrates has been used in the manufacture of semiconductors for many years. A typical loadlock device has one valve as entry port to receive wafers from atmospheric environment, and valve as one exit port for delivering wafers into the vacuum processing system. In many systems the entry port also used to return wafers to the atmospheric environment. In such systems, a robot arm positioned on the atmospheric side places the substrate inside the loadlock and, after vacuum is established in the loadlock, a robot arm positioned on the vacuum side of the system (e.g., a mainframe) fetches the substrate from the loadlock and places it in a vacuum processing chamber, e.g., a plasma chamber. Once processing is completed, the vacuum-side robot places the processed substrate in the loadlock, and, after establishing proper pressure, the atmospheric-side robot fetches the processed substrate out of the loadlock. While such an architecture works well for semiconductor processing, solar cell fabrication requires much higher throughput. For example, while semiconductor processing proceeds at a rate of around 60-100 wafers per hour, solar cell fabrication proceeds at the rate of 1500-2500 wafers per hour. Thus, a new loadlock architecture is needed to facilitate such high throughput.
Additionally, due to the high speed processing of solar cells, and the relative low cost of each individual cell as compared to a semiconductor substrate, wafer breakage is a relatively frequent and an acceptable event in solar cell fabrication, while it is not acceptable in semiconductor processing. Still, the system needs to be able to recognize and handle events of wafer breakage. This is especially the case where wafer breaks inside the vacuum environment, where no manual identification and handling of the broken wafer can be performed without breaking vacuum and disassembling parts of the system. Accordingly, improvements in systems for manufacturing of solar cells are needed to identify and handle wafer breakage.
The following summary is included in order to provide a basic understanding of some aspects and features of the invention. This summary is not an extensive overview of the invention and as such it is not intended to particularly identify key or critical elements of the invention or to delineate the scope of the invention. Its sole purpose is to present some concepts of the invention in a simplified form as a prelude to the more detailed description that is presented below.
Disclosed embodiments provide loadlock architectures that enable high throughput fabrication of solar cells. Disclosed embodiments enable identification of broken substrates and disposal of these substrates. Disclosed embodiments also enable replacement of broken substrates without halting processing.
Disclosed embodiments provide a two-stage loadlock wherein conveyor belts are used for wafer transport inside the loadlock. The first stage is a low vacuum loadlock that is configured for rapid pumping from atmospheric pressure to rough, partial vacuum environment, referred to also as low vacuum environment. A conveyor belt is situated inside the first stage and handles transport of wafers into the first stage and out to the second stage. Provisions are made to ensure that the wafers do not move during the rapid pump from atmospheric to partial vacuum pressure inside the first stage. The second stage is a high vacuum stage and has conveyor to transfer wafers into the high vacuum stage and into the vacuum processing chamber. The second stage includes means for identifying and disposing of broken wafers. Also, an optional loader can be provided in the second stage to replace broken wafers with good wafers, so that the system can continue processing at its regular cycle.
Various embodiments disclosed herein provide for a low volume roughing loadlock with perforated conveyor belts, each belt having at least one vacuum plate with vacuum channels coupled to vacuum conduits, and valves provided on the conduits to control the vacuum and the pumping and venting from the plate, such that the wafers are prevented from moving during pump or vent of the loadlock.
Also, a high vacuum chamber is provided, which serves a vacuum transition and buffer chamber from rough vacuum to high vacuum, and also serves as a broken wafer screening and replacement chamber prior to the process chambers. In disclosed embodiments, the HVLL chamber contains a wafer imaging source such as a CIS or camera. The CIS or camera could be mounted inside or outside of vacuum using a lens or window.
In disclosed embodiments, the HVLL contains a wafer storage device and a wafer dump. The wafer dump removes broken wafers from the conveyors and stores them in a safe location to be disposed of later. The wafer storage is used to replace the broken wafers and keep the process flow uninterrupted.
In disclosed embodiments, a system is provided, wherein wafers broken in the LVLL or moved into the LVLL are moved from the LVLL to the HVLL without blocking the wafer path or slot valve. This could be done by, e.g., a conveyor that extends through the slot valve between chambers after the valve is open and retracts before the valve closes. It is better if the belt extends only from the HVLL, so as to keep the LVLL volume as small as possible. Alternatively the perforated belt in the LVLL could extend thru the valve into the adjacent chamber or in the case of the out going loadlock the belt could extend into the atmospheric handling area.
Other aspects and features of the invention would be apparent from the detailed description, which is made with reference to the following drawings. It should be appreciated that the detailed description and the drawings provides various non-limiting examples of various embodiments of the invention, which is defined by the appended claims.
The accompanying drawings, which are incorporated in and constitute a part of this specification, exemplify the embodiments of the present invention and, together with the description, serve to explain and illustrate principles of the invention. The drawings are intended to illustrate major features of the exemplary embodiments in a diagrammatic manner. The drawings are not intended to depict every feature of actual embodiments nor relative dimensions of the depicted elements, and are not drawn to scale.
Various embodiments disclosed herein enable high throughput of substrates from atmospheric environment into vacuum environment. The high throughput enabled by these embodiments is particularly suitable for solar cell fabrication, although it may be used for fabrication of other items, especially when there's a need to transfer the processed item from atmospheric environment into vacuum environment. Examples where transfer of substrates from atmospheric environment into vacuum environment include: chemical vapor deposition (CVD), physical vapor deposition (PVD), ion implant, etc. The disclosed two-stage linear loadlock is particularly suitable to linear fabrication systems, wherein the substrates enter the loadlock from entry port on one side and exit through exit port on the opposite side, and are not returned to atmosphere through the entry port.
High speed processing is susceptible to substrate breakage. In standard semiconductor processing systems, such an event requires a shut down of the system, disassembly of the system, and manual cleaning of the substrate debris. However, in solar cell fabrication environment, shutting off the system and manual cleaning of debris are unacceptable, due to the long downtime required. As an example, if a semiconductor system is shut down for one hour, production of about 60 wafers may be lost. On the other hand, if a solar system is shut down for one hour, production of up to 2500 solar cells may be lost. Such a high lost of production is highly detrimental in the highly competitive, low margins market of solar cell fabrication. Accordingly, embodiments of the invention include features that enable continued processing regardless of wafer breakage. It should be appreciates, however, that the various features disclosed can be used independently of each other, or in any combination with each other. For clarity, each disclosed embodiment may include all of the features to illustrate the synergistic function of all of the features, but the use of all of the features in a single system is not mandatory.
In this embodiment, a first loadlock chamber 100 is a low vacuum loadlock (LVLL) chamber that cycles from atmospheric pressure to rough, low (or intermediate) vacuum pressure. Low vacuum pressure means that it is below atmospheric pressure, but higher pressure than the high vacuum level required in the processing chamber. The volume of loadlock 100 is very small and is connected to vacuum pump 138 via vacuum conduits 139 and valve (A), to enable rapid pumping down from atmospheric pressure to rough vacuum pressure. Loadlock chamber 105 is a high vacuum loadlock (HVLL) and is maintained at high vacuum pressure by, e.g., a turbo pump 102. The vacuum level maintained in the HVLL can be commensurable with the pressure required for processing. Regardless, the volume of the HVLL is much larger than that of the LVLL, such that when a gate is opened between these two chambers, the residual pressure in the LVLL is rapidly diluted to high vacuum level of the HVLL. Effectively, as wafers traverse these two loadlock chambers they are moved from atmospheric pressure to processing pressure in two stages.
Substrates 101 are loaded from atmospheric environment into loadlock 100 via valve 115. From there they are transferred into loadlock 105 via valve 120, and then to processing chamber 122 via valve 110. Chamber 122 is not illustrated, as it is not relevant to the structure and/or operation of this embodiment. Chamber 122 is not necessarily a processing chamber, but rather may be, for example, a buffer station, a cooling station, a heating station, etc. The idea here is that chamber 122 is maintained in vacuum at a level similar to that in loadlock chamber 105.
While two substrates are illustrated inside loadlock 100 of
To illustrate, conveyor 133 is shown with two wafers, conveyor 130 is shown with one wafer, and conveyor 131 is shown with no wafers. However, generally, the conveyors will carry the same number of wafers, so that at each cycle the exact number of wafers will be transferred from conveyor 133 to conveyor 130, from conveyor 130 to conveyor 131, and from conveyor 131 to processing chamber 122. In this embodiment, each row has its own conveyor, and only one row can be seen in this perspective, and additional rows would be obscured by the illustrated conveyors.
Once the substrates have been transferred into loadlock 100, the chamber is sealed and vacuum is rapidly drawn in order to obtain the required throughput. However, when high rate vacuum pumping is performed, the rapid air flow may cause the substrates to shift their position on top of the conveyor belt. This may lead to misalignment and/or breakage of wafers. Therefore, as illustrated more clearly in the callout of
For example, when new wafers are introduced into the loadlock 100 and the valve 115 is closed, the conveyor belt valve (B) is set to vacuum for about 0.1 seconds before the chamber pump valve (A) is opened (set to vacuum position). This causes the wafers to be pressed against the belt and prevents the wafers from being moved around and possibly broken during pump down of the chamber 100. Then, when gate 120 is opened to transfer the wafers into chamber 105, the nitrogen vent valve (C) is opened while the conveyor belt vacuum valve (B) is still open (set to vacuum position). This holds the wafer down through the turbulent vent flow. Once the appropriate pressure is reached, the belt can be energized to move the wafer to the next stage.
There is a second function of the perforated belt, which is to prevent air from being trapped between the belt and the wafer. If air is trapped under the wafer, it will eventually get pumped out, e.g., during vacuum pumping, causing the wafer to slide/twist. This second function is independent of the vacuum channels in the base plate. Therefore, the feature of perforated belt can be employed even if the base plate 136 does not have vacuum channels. The vacuum pumping arrangement to base plate 136 is, therefore, optional.
The general process that can be followed to transfer wafers through the two-stage system is illustrated in
In the embodiment illustrated in
Also illustrated in
In the embodiment of
According to an embodiment illustrated in
The special arrangement of the thin belt is illustrated in the close view in the callout of
As can be understood, in the embodiment of
While this invention has been discussed in terms of exemplary embodiments of specific materials, and specific steps, it should be understood by those skilled in the art that variations of these specific examples may be made and/or used and that such structures and methods will follow from the understanding imparted by the practices described and illustrated as well as the discussions of operations as to facilitate modifications that may be made without departing from the scope of the invention defined by the appended claims.
This Application claims priority benefit from U.S. Provisional Application Ser. No. 61/568,129, filed on Dec. 7, 2011, the disclosure of which is incorporated here by reference in its entirety.
Number | Name | Date | Kind |
---|---|---|---|
3924645 | Neville et al. | Dec 1975 | A |
3968018 | Lane et al. | Jul 1976 | A |
4015558 | Small et al. | Apr 1977 | A |
4047624 | Dorenbos | Sep 1977 | A |
4217977 | Tam | Aug 1980 | A |
4693777 | Hazano et al. | Sep 1987 | A |
5178682 | Tsukamoto et al. | Jan 1993 | A |
6215897 | Beer et al. | Apr 2001 | B1 |
7296673 | Blonigan et al. | Nov 2007 | B2 |
7490714 | Krause et al. | Feb 2009 | B2 |
8382938 | Moriya et al. | Feb 2013 | B2 |
8459276 | Stevens et al. | Jun 2013 | B2 |
20060283688 | Blonigan et al. | Dec 2006 | A1 |
20070264105 | Pharand et al. | Nov 2007 | A1 |
20080041526 | Pass | Feb 2008 | A1 |
20090301525 | Ozawa et al. | Dec 2009 | A1 |
20110005899 | Grzelak | Jan 2011 | A1 |
20110140019 | Mahr et al. | Jun 2011 | A1 |
20110142572 | Blonigan et al. | Jun 2011 | A1 |
20110171830 | Kaise et al. | Jul 2011 | A1 |
20110250357 | Willers | Oct 2011 | A1 |
20110269256 | Black | Nov 2011 | A1 |
20120027952 | Reising et al. | Feb 2012 | A1 |
20120042828 | Black | Feb 2012 | A1 |
20120064250 | Baccini et al. | Mar 2012 | A1 |
20120136476 | Baccini et al. | May 2012 | A1 |
20120298141 | Stevens et al. | Nov 2012 | A1 |
20130020180 | Truyens | Jan 2013 | A1 |
20130140135 | Tan et al. | Jun 2013 | A1 |
20130259610 | Halloran et al. | Oct 2013 | A1 |
20130269149 | Stevens et al. | Oct 2013 | A1 |
20140079514 | Polyak et al. | Mar 2014 | A1 |
Number | Date | Country |
---|---|---|
418364 | Oct 1934 | GB |
201332871 | Aug 2013 | TW |
2013086432 | Jun 2013 | WO |
Entry |
---|
International Search Report and Written Opinion for PCT Application No. PCT/US2012/068595, dated May 13, 2013. |
International Preliminary Report on Patentability for PCT Application No. PCT/US2012/068595, dated Jun. 19, 2014. |
Number | Date | Country | |
---|---|---|---|
20130149075 A1 | Jun 2013 | US |
Number | Date | Country | |
---|---|---|---|
61568129 | Dec 2011 | US |