The present disclosure relates to semiconductor devices, and more particularly, to approaches for removing low-volatility material from 3-dimensional semiconductor device structures.
Fabrication of advanced 3D semiconductor device structures requires removal of a variety of different materials having different chemical reactivity and volatility for the original material and the reaction byproducts. Some materials and byproducts have low volatility and remain on the device structure as residue resulting in device failure or poor device performance. Thus, there is a need for techniques to remove low volatility material from 3D semiconductor device structures.
In one approach, a method may include providing a wafer adjacent a halo, wherein the wafer and the halo are disposed within a chamber, and wherein the wafer includes a first wafer edge and a second wafer edge. The method may further include moving the wafer and the ion source relative to one another, and varying at least one of the following processing parameters as the ion source passes the first wafer edge or the second wafer edge: a scan speed, a temperature at the halo and the wafer, a gas flow rate of the ion source, and a power of the ion source.
In another approach, a method of removing material and byproducts from a semiconductor device may include providing a wafer connected to a halo, wherein the wafer and the halo are disposed within a chamber, and wherein the wafer includes a first wafer edge and a second wafer edge. The method may further include scanning the wafer with the ion source, and varying at least one of the following processing parameters as the ion source scans over the first wafer edge or the second wafer edge: a scan speed, a temperature at the halo and the wafer, a gas flow rate of the ion source, and a power of the ion source.
In yet another approach, a method of removing material and byproducts from a semiconductor device may include providing a wafer assembly within a chamber, wherein the wafer assembly includes a wafer coupled to a halo, and wherein the wafer is defined by a wafer perimeter. The method may further include scanning the wafer and the halo with an ion source, and processing the wafer according to a first set of processing parameters when the ion source is aligned with a first area of the halo located outside the wafer perimeter. The method may further include processing the wafer according to a second set of processing parameters when the ion source is aligned with the wafer, wherein the first and second sets of processing parameters include: a scan speed, a temperature at the halo and the wafer, a gas flow rate of the ion source, or a power of the ion source.
The drawings are not necessarily to scale. The drawings are merely representations, not intended to portray specific parameters of the disclosure. The drawings are intended to depict exemplary embodiments of the disclosure, and therefore are not be considered as limiting in scope. In the drawings, like numbering represents like elements.
Furthermore, certain elements in some of the figures may be omitted, or illustrated not-to-scale, for illustrative clarity. The cross-sectional views may be in the form of “slices”, or “near-sighted” cross-sectional views, omitting certain background lines otherwise visible in a “true” cross-sectional view, for illustrative clarity. Furthermore, for clarity, some reference numbers may be omitted in certain drawings.
Methods, systems, and devices in accordance with the present disclosure will now be described more fully hereinafter with reference to the accompanying drawings, where embodiments are shown. The methods, systems, and devices may be embodied in many different forms and are not to be construed as being limited to the embodiments set forth herein. Instead, these embodiments are provided so the disclosure will be thorough and complete, and will fully convey the scope of methods, systems, and devices to those skilled in the art.
This disclosure combines multiple variables, in an advantageous and novel way, to provide an apparatus and a method to remove low volatility material, including etch reaction byproducts, created during formation of 3-D semiconductor devices. Low volatility material may be present on a wafer as a condensed solid, which slowly loses molecules to the gas phase through sublimation. In a closed system, the relation between the solid phase and gas phase (or between a liquid phase and the gas phase) may be described by the vapor pressure, Pv [1]:
ln(Pv)=C−ΔHvap,m/RT
In this equation, C is a constant, ΔHvap,m is the molar enthalpy of vaporization, R is the gas constant, and T is the absolute temperature. Increasing vapor pressure may be achieved by increasing the temperature or by increasing the enthalpy of vaporization, which requires a chemical reaction to convert the material into a more volatile material. For example, solid Si may have a vapor pressure <1E-6 Torr at 25° C., while the boiling point of SiF4 may be −86° C. so the vapor pressure is greater than 760 Torr at 25° C. Some materials like indium, gallium and zinc react with halogen plasmas to form halides like InCl3, InF3, GaCl3, GaF3, ZnCl2 and ZnF2 that have higher vapor pressure than the parent elements, but too low for effective removal from semiconductor device structures at room temperature. Raising the temperature to increase the vapor pressure may not be an option due to device and integration limitations, so the apparatus and methods herein advantageously reduce the rate of condensed byproduct formation to below the rate of condensed byproduct sublimation.
For the purpose of this example, the element indium will be used, wherein indium reacts with a plasma species X to form a solid substance InX3(s) where X may be an atom like F or Cl or a molecular radical or ligand like CF3 and the parent element is not limited to indium but may include any other element like Ga, Zn, Mn, Fe, Pt, Cu, etc.
At equilibrium, the solid and gas phase concentrations of the substance do not change because the rates of sublimation and condensation are equal, as shown in the following:
Here, K is the equilibrium constant which is equal to the concentration of the reaction products divided by the concentration or activity of the reactants. K is given by:
The concentration of the solid substance equals the concentration of the gas phase substance divided by the equilibrium constant, as shown below, thus removal of material from the gas phase causes the equilibrium to shift so more solid is converted to gas to replace material that has been removed.
The forward and backward reactions combine to form the equilibrium condition. Gas phase species are created by sublimation of the solid species with the rate constant k1. For areas of the wafer surface outside of the impact area of the ion beam, solid substance is created by condensation of the gas phase substance with the rate constant k−1.
The rate constant k, as shown below, is a function of the frequency factor, A, and an exponential function of activation energy, E, and temperature, T.
k=Ae
−E/RT
The equilibrium constant K, as shown below, is equal to the quotient of the rate constant for sublimation, k1, and the rate constant for condensation, k−1.
For a process chamber equipped with vacuum pumping, some gas phase substance is removed by transport through the vacuum pumps with the transport rate constant k2.
The rate of removal of the solid substance is equal to the sublimation rate constant, times the concentration of the solid substance, minus the condensation rate constant, and times the concentration of the gas phase substance. Reducing the gas phase concentration will reduce the rate of material condensation back on the semiconductor device structure. This is demonstrated by the following:
−d[InX3(s)]/dt=k1[InX3(s)]−k−1[InX3(g)]
The rate of formation of the gas phase substance is equal to the sublimation rate constant times the concentration of the solid substance minus the condensation rate constant times the concentration of the gas phase substance minus the transport rate constant times the concentration of the gas phase substance. As noted above, reducing the gas phase concentration will reduce the condensation rate. Additionally, increasing the transport rate constant, k2, by increasing the conductance and/or the vacuum pumping speed, will also decrease the gas phase concentration resulting in less condensation of material back on the semiconductor device structure. This is demonstrated by the following:
d[InX3(g)]/dt=k1[InX3(s)]−k−1[InX3(g)]−k2[InX3(g)]
Advantageously, as will be described in greater detail below, embodiments of the present disclosure increase conductance of gas phase material away from the device structure, increase surface temperature to increase vapor pressure and sublimation rate, and decrease gas phase pressure to decrease back scattering and condensation of material on the semiconductor device structure.
As shown in
As shown in
As shown in
In some embodiments, as shown in
In
It will be appreciated that the illumination source 128 may not be limited to LEDs, and that other sources of radiation and heat may be used. Furthermore, the illumination beam 130 may be continuous or pulsed in various embodiments. It will be appreciated that the illumination source 128 and the illumination beams 130 may be combined with a variable scan speed, such as the variable scan speed shown in
Process gas flow 145 can be increased on the down stroke so that the ion source 102 is at a desired gas flow and pressure when the wafer 110 is in front of the source 102. For example, as shown in
As shown in
As shown in
At block 202, the method 200 may include moving the wafer and the ion source relative to one another. In some embodiments, the halo and the wafer may move relative to the plasma source. However, in other embodiments, the plasma source may move relative to the wafer, which is stationary.
At block 203, the method 200 may include varying at least one of the following processing parameters as the ion source passes the first wafer edge or the second wafer edge: a scan speed, a temperature at the halo and the wafer, a gas flow rate of the ion source, and a power of the ion source.
In some embodiments, varying the scan speed includes moving the halo and the wafer relative to the ion source at a first speed as an ion beam impacts the halo in an area above the first wafer edge, and moving the halo and the wafer relative to the ion source at a second speed as the ion beam impacts the wafer. Varying the scan speed may further include moving the halo and the wafer relative to the ion source at a third speed as the ion beam impacts the halo in a second area, below the second wafer edge, wherein the second speed is greater than the first speed and the third speed.
In some embodiments, varying the temperature may include providing a heating source, delivering heat from the heating source to the wafer, wherein the heat is delivered to the wafer when the ion source is positioned above or below the wafer, and wherein the heat is not delivered to the wafer when the ion source is positioned across from the wafer.
In some embodiments, varying the gas flow rate of the ion source may include delivering a gas towards the halo and the wafer at a first gas flow rate when the ion source is positioned below the wafer, and delivering the gas towards the halo and the wafer at a second gas flow rate when the ion source is positioned across from the wafer. The method may further include delivering the gas towards the halo and the wafer at a third gas flow rate when the ion source is positioned above the wafer, wherein the second gas flow rate is greater than the first gas flow rate and the third gas flow rate.
In various embodiments, design tools can be provided and configured to create the datasets used to pattern the semiconductor layers as described herein. For example, data sets can be created to generate photomasks used during lithography operations to pattern the layers for structures as described herein. Such design tools can include a collection of one or more modules and can also be comprised of hardware, software or a combination thereof. Thus, for example, a tool can be a collection of one or more software modules, hardware modules, software/hardware modules or any combination or permutation thereof. As another example, a tool can be a computing device or other appliance running software or implemented in hardware.
As used herein, a module might be implemented utilizing any form of hardware, software, or a combination thereof. For example, one or more processors, controllers, ASICs, PLAs, logical components, software routines or other mechanisms might be implemented to make up a module. In implementation, the various modules described herein might be implemented as discrete modules or the functions and features described can be shared in part or in total among one or more modules. In other words, as would be apparent to one of ordinary skill in the art after reading this description, the various features and functionality described herein may be implemented in any given application and can be implemented in one or more separate or shared modules in various combinations and permutations. Although various features or elements of functionality may be individually described or claimed as separate modules, one of ordinary skill in the art will understand these features and functionality can be shared among one or more common software and hardware elements.
For the sake of convenience and clarity, terms such as “top,” “bottom,” “upper,” “lower,” “vertical,” “horizontal,” “lateral,” and “longitudinal” are used herein to describe the relative placement and orientation of components and their constituent parts as appearing in the figures. The terminology will include the words specifically mentioned, derivatives thereof, and words of similar import.
As used herein, an element or operation recited in the singular and proceeded with the word “a” or “an” is to be understood as including plural elements or operations, until such exclusion is explicitly recited. Furthermore, references to “one embodiment” of the present disclosure are not intended as limiting. Additional embodiments may also incorporating the recited features.
Furthermore, the terms “substantial” or “substantially,” as well as the terms “approximate” or “approximately,” can be used interchangeably in some embodiments, and can be described using any relative measures acceptable by one of ordinary skill in the art. For example, these terms can serve as a comparison to a reference parameter, to indicate a deviation capable of providing the intended function. Although non-limiting, the deviation from the reference parameter can be, for example, in an amount of less than 1%, less than 3%, less than 5%, less than 10%, less than 15%, less than 20%, and so on.
Still furthermore, one of skill will understand when an element such as a layer, region, or substrate is referred to as being formed on, deposited on, or disposed “on,” “over” or “atop” another element, the element can be directly on the other element or intervening elements may also be present. In contrast, when an element is referred to as being “directly on,” “directly over” or “directly atop” another element, no intervening elements are present.
The present disclosure is not to be limited in scope by the specific embodiments described herein. Indeed, other various embodiments of and modifications to the present disclosure, in addition to those described herein, will be apparent to those of ordinary skill in the art from the foregoing description and accompanying drawings. Thus, such other embodiments and modifications are intended to fall within the scope of the present disclosure. Furthermore, the present disclosure has been described herein in the context of a particular implementation in a particular environment for a particular purpose. Those of ordinary skill in the art will recognize the usefulness is not limited thereto and the present disclosure may be beneficially implemented in any number of environments for any number of purposes. Thus, the claims set forth below are to be construed in view of the full breadth and spirit of the present disclosure as described herein.
This application claims priority to U.S. provisional patent application 62/938,453, filed Nov. 21, 2019, entitled “Low Volatility Material Removal from a Semiconductor Device,” and incorporated by reference herein in its entirety.
Number | Date | Country | |
---|---|---|---|
62938453 | Nov 2019 | US |