Hyatt, Justifyable DNC, NC:1971 (Mar. 1971). |
Atley "Can you build a system with off the shelf LSI?", Electronic Design, No. 5, (Mar. 1, 1970) pp. 46-51. |
Atley "LSI Poses Dilemma for System Designers", Electronic Design; No. 3, (Feb. 1, 1970) pp. 45-52. |
Boysel et al. "Four Phase Logic Offers New Approach to Computer Designer", Computer Design (Apr. 1970) pp. 141-146. |
"4004 4-bit Central Processor Unit", Intel Chip Description (Oct. 1, 1970) pp. 1 and 2. |
"CPU on a Chip Goes Public", EDN May 1, 1971 p. 17. |
Hyatt "Universal Control Logic for Photoelectric Punched Tape Readers", Computer Design (Oct. 1968 and Nov. 1968) pp. 56-59 and 68-75. |
Hughes et al. "International Conference on Microelectronics" Congress Theatre, Eastbourne (Jun. 1969) pp. 33 and 34. |
Beelitz et al; System Architecture For Large-Scale Integration; AFIPS Conf. Proc.; Nov. 1967. |
Bursky; Cache Controller Ties Into Any Microprocessor System; Aug. 11, 1988, Electronic Design. |
Bursky; Memory ICs; Feb. 18, 1988, Electronic Design. |
Bursky; Multifeatured Static RAM Trims Microcoded System's Part Count; Mar. 3, 1988, Electronic Design. |
Bursky; Triple-port DRAM Fuels Graphic Displays; Apr. 30, 1987, Electronic Design. |
Capece; Memories; Oct. 26, 1978, Electronics. |
Conner; 1M-Bit Video RAMs Offer Speed for High-Resolution Graphics Displays; Mar. 31, 1988, EDN. |
Cormier; Specialty DRAMs Accelerate Video System Performance; Apr. 1988, Electronic System Design Magazine. |
Cormier; SRAMs Link Hardware and Software; Sep. 1987, Electronic System Design Magazine. |
Johnson; Busting Image Barriers with a Mac II; Jul. 1988, Electronic System Design Magazine. |
Kumar; Consider Static-RAM Cache Memory for 32-Bit uC Design; Jun. 11, 1987, EDN. |
Altman; Special Report: Semiconductor RAMs land computer mainframe jobs; Aug. 28, 1972, Electronics. |
LaRocca et al; One Chip MMU-cache Gives Boost to CPU Hit Rate; Nov. 15, 1987, Electronic Design. |
Leonard; Cache Tag RAMs Hasten Main Memory Response; Mar. 3, 1988, Electronic Design. |
Leonard; 1-Mbit Video RAMs Offload Host CPU; Sep. 17, 1987, Electronic Design. |
LeVine; In-Line Code is Faster for Refreshing RAMs by Software; Dec. 20, 1979, Electronic Design. |
Leibson; Dynamic-RAM-Controller ICs Squeeze Maximum Performance From DRAMs. |
Levy et al; System Utilization of Large Scale Integration; IEEE Transactions of Electronic Computers, Oct. 1967. |
McKeon; An Algorithm for Disk Caching with Limited Memory; Sep. 1985, Byte. |
McManus; Take Care When Choosing Controllers for Flat-Panel Displays; Apr. 28, 1988, EDN. |
Matlin; Image Compression for Document Storage; Jul. 1988, Electronic System Design Magazine. |
Mokhoff; Chip pair eases dynamic RAM refresh; Sep. 14, 1978; Electronics. |
Morton; Smart Memories Beat Bottleneck Blues; Jul. 1988, Electronic System Design Magazine. |
Olson; Variable-width FIFO Buffer Sequences Large Data Words; Jun. 11, 1987, Electronic Design. |
Pieper et al; 200-MHz Video FIFO Buffer Juggles Multiple Windows; Feb. 5, 1987, Electronic Design. |
Saussy et al; A Cache Memory Chip For High Performance Image Warping; 1985, IEEE. |
Shear; Cache-memory Systems Benefit From On-chip Solutions; Dec. 10, 1987, EDN. |
Siddique et al; Fast Controller Converts Large Static RAMs to FIFO Buffers; Feb. 19, 1987, Electronic Design. |
Toyoda; Get the Most Out of Top Performing RAMs by Designing Memory Systems Properly; Nov. 8, 1979, Electronic Design. |
Waugh; Programmable Array Serves as a Controller for Dynamic RAMs; Feb. 18, 1988, EDN. |
Wilson; Nonvolatile, Ferroelectric RAMs Defy Speed Barriers; May 1988, Electronic System Design Magazine. |
Wright; CMOS Dynamic-RAM-Controller ICs Support 256K-, and 4M-Bit Devices; Jan. 22, 1987, EDN. |
Intel Memory Design Handbook; Intel Corp.; 1977. |