Method and apparatus for performing vector and scalar multiplication and calculating rounded products

Abstract

A multiplier capable of performing signed and unsigned scalar and vector multiplication is disclosed. The multiplier is configured to receive signed or unsigned multiplier and multiplicand operands in scalar or packed vector form. An effective sign for the multiplier and multiplicand operands may be calculated based upon each operand's most significant bit and a control signal. The effective signs may then be used to create and select a number of partial products according to Booth's algorithm. Once the partial products have been created and selected, they may be summed and the results may be output. The results may be signed or unsigned, and may represent vector or scalar quantities. When a vector multiplication is performed, the multiplier may be configured to generate and select partial products so as to effectively isolate the multiplication process for each pair of vector components. The multiplier may also be configured to sum the products of the vector components to form the vector dot product. The final product may be output in segments so as to require fewer bus lines. The segments may be rounded by adding a rounding constant. Rounding and normalization may be performed in two paths, one assuming an overflow will occur, the other assuming no overflow will occur.

Description

BACKGROUND OF THE INVENTION

1. Field of the Invention

This invention relates generally to the field of microprocessors and, more particularly, to vector multiplication and rounding within multiplication arithmetic units in microprocessors.

2. Description of the Related Art

Microprocessors are typically designed with a number of “execution units” that are each optimized to perform a particular set of functions or instructions. For example, one or more execution units within a microprocessor may be optimized to perform memory accesses, i.e., load and store operations. Other execution units may be optimized to perform general arithmetic and logic functions, e.g., shifts and compares. Many microprocessors also have specialized execution units configured to perform more complex arithmetic operations such as multiplication and reciprocal operations. These specialized execution units typically comprise hardware that is optimized to perform one or more particular arithmetic functions. In the case of multiplication, the optimized hardware is typically referred to as a “multiplier.”

In older microprocessors, multipliers were implemented using designs that conserved die space at the expense of arithmetic performance. Until recently, this was not a major problem because most applications, i.e., non-scientific applications such as word processors, did not frequently generate multiplication instructions. However, recent advances in computer technology and software are placing greater emphasis upon multiplier performance. For example, three dimensional computer graphics, rendering, and multimedia applications all rely heavily upon a microprocessor's arithmetic capabilities, particularly multiplication and multiplication-related operations. As a result, in recent years microprocessor designers have favored performance-oriented designs that use more die space. Unfortunately, the increased die space needed for these high performance multipliers reduces the space available for other execution units within the microprocessor. Thus, a mechanism for increasing multiplier performance while conserving die space in needed.

The die space used by multipliers is of particular importance to microprocessor designers because many microprocessors, e.g., those configured to execute MMX™ (multimedia extension) or 3D graphics instructions, may use more than one multiplier. MMX and 3D graphics instructions are often implemented as “vectored” instructions. Vectored instructions have operands that are partitioned into separate sections, each of which is independently operated upon. For example, a vectored multiply instruction may operate upon a pair of 32-bit operands, each of which is partitioned into two 16-bit sections or four 8-bit sections. Upon execution of a vectored multiply instruction, corresponding sections of each operand are independently multiplied. FIG. 1 illustrates the differences between a scalar (i.e., non-vectored) multiplication and a vector multiplication. To quickly execute vectored multiply instructions, many microprocessors use a number of multipliers in parallel. In order to conserve die space, a mechanism for reducing the number of multipliers in a microprocessor is desirable. Furthermore, a mechanism for reducing the amount of support hardware (e.g., bus lines) that may be required for each multiplier is also desirable.

Another factor that may affect the number of multipliers used within a microprocessor is the microprocessor's ability to operate upon multiple data types. Most microprocessors must support multiple data types. For example, x86 compatible microprocessors must execute instructions that are defined to operate upon an integer data type and instructions that are defined to operate upon floating point data types. Floating point data can represent numbers within a much larger range than integer data. For example, a 32-bit signed integer can represent the integers between −2 31 and 2 31 −1 (using two's complement format). In contrast, a 32-bit (“single precision”) floating point number as defined by the Institute of Electrical and Electronic Engineers (IEEE) Standard 754 has a range (in normalized format) from 2 −126 to 2 127 ×(2−2 −23 ) in both positive and negative numbers. While both integer and floating point data types are capable of representing positive and negative values, integers are considered to be “signed” for multiplication purposes, while floating point numbers are considered to be “unsigned.” Integers are considered to be signed because they are stored in two's complement representation.

Turning now to FIG. 2A , an exemplary format for an 8-bit integer 100 is shown. As illustrated in the figure, negative integers are represented using the two's complement format 104 . To negate an integer, all bits are inverted to obtain the one's complement format 102 . A constant of one is then added to the least significant bit (LSB).

Turning now to FIG. 2B , an exemplary format for a 32-bit (single precision) floating point number is shown. A floating point number is represented by a significand, an exponent and a sign bit. The base for the floating point number is raised to the power of the exponent and multiplied by the significand to arrive at the number represented. In microprocessors, base 2 is typically used. The significand comprises a number of bits used to represent the most significant digits of the number. Typically, the significand comprises one bit to the left of the radix point and the remaining bits to the right of the radix point. In order to save space, the bit to the left of the radix point, known as the integer bit, is not explicitly stored. Instead, it is implied in the format of the number. Additional information regarding floating point numbers and operations performed thereon may be obtained in IEEE Standard 754. Unlike the integer representation, two's complement format is not typically used in the floating point representation. Instead, sign and magnitude form are used. Thus, only the sign bit is changed when converting from a positive value 106 to a negative value 108 . For this reason, many microprocessors use two multipliers, i.e., one for signed values (two's complement format) and another for unsigned values (sign and magnitude format). Thus, a mechanism for increasing floating point, integer, and vector multiplier performance while conserving die space is needed.

SUMMARY OF THE INVENTION

The problems outlined above are in large part solved by a multiplier configured in accordance with the present invention. In one embodiment, the multiplier may perform signed and unsigned scalar and vector multiplication using the same hardware. The multiplier may receive either signed or unsigned operands in either scalar or packed vector format and accordingly output a signed or unsigned result that is either a scalar or a vector quantity. Advantageously, this embodiment of the multiplier may reduce the total number of multipliers needed within a microprocessor because it may be shared by execution units and perform both scalar and vector multiplication. This space savings may in turn allow designers to optimize the multiplier for speed without fear of using too much die space.

In one embodiment, the multiplier comprises a partial product generator, a selection logic unit, and an adder. The multiplier may also comprise a multiplicand input configured to receive a multiplicand operand (signed or unsigned), a multiplier input configured to receive a multiplier operand (also signed or unsigned), and a sign-in input. The sign-in input is configured to receive a sign-in signal indicative of whether the multiplier is to perform signed or unsigned multiplication. The partial product generator, which is coupled to the multiplicand input, is configured to generate a plurality of partial products based upon the multiplicand operand. The selection logic unit, which is coupled to the partial product generator and the multiplier input, is configured to select a number of partial products from the partial product generator based upon the multiplier operand. The adder, which is coupled to the selection logic unit, is configured to sum the selected partial products to form a final product. The final product, which may be signed or unsigned, may then be output to other parts of the microprocessor.

In addition, the multiplier may further comprise an “effective sign” calculation unit. In one embodiment, the calculation unit may comprise a pair of AND gates, each configured to receive the most significant bit of one operand and the sign-in signal. The output of each AND is used as the effective sign for that gate's operand. The effective sign may be appended to each operand for use as the operand's sign during the multiplication process. Advantageously, the effective sign may allow both unsigned operands and signed operands to be multiplied on the same hardware.

A method for operating a multiplier within a microprocessor is also contemplated. In one embodiment, the method comprises receiving a multiplier operand, a multiplicand operand, and a sign-in signal from other functional units within the microprocessor. An effective sign bit for the multiplicand operand is generated from the sign-in signal and the most significant bit of the multiplicand operand. A plurality of partial products may then be calculated from the effective sign bit and the multiplicand operand. Next, a number of the partial products may be selected according to the multiplier operand. The partial products are then summed, and the results are output. In other embodiments, the steps may be performed in parallel or in a different order.

In another embodiment, the multiplier may be capable of multiplying one pair of N-bit operands or two pairs of N/2-bit operands simultaneously. The multiplier may comprise a multiplier input and a multiplicand input, each configured to receive an operand comprising one N-bit value or two N/2-bit values. The multiplier may also comprise a partial product generator coupled to the multiplicand input, wherein the partial product generator is configured to generate a plurality of partial products based upon the value of the multiplicand operand. The multiplier may further comprise a selection logic unit coupled to the partial product generator and the multiplier input. The selection logic unit may be configured to select a plurality of partial products from the partial product generator based upon the value of the multiplier operand. An adder may be coupled to the selection logic unit to receive and sum the selected partial products to form a final product comprising either one 2N-bit value or two N-bit values. The multiplier may receive a vector_in signal indicating whether vector or scalar multiplication is to be formed.

A method for operating a multiplier capable of scalar and vector multiplication is also contemplated. The method may comprise receiving a multiplier operand, a multiplicand operand, and a vector-in signal as inputs from functional units within the microprocessor and then calculating a number of partial products from the multiplicand operand using inverters and shifting logic. Certain partial products may be selected according to the multiplier operand. The selected partial products may then be summed to generate a final product. The final product may be in scalar form if the vector_in signal is unasserted, and in vector form if the vector_in signal is asserted.

In another embodiment, the multiplier may also be configured to calculate vector dot products and may comprise a multiplier input and a multiplicand input, each configured to receive a vector. A partial product generator may be coupled to the multiplicand input and may be configured to generate a plurality of partial products based upon one of the vectors. A first adder may be coupled to receive the partial products and sum them to generate vector component products for each pair of vector components. A second adder may be coupled to the first adder and may be configured to receive and sum the vector component products to form a sum value and a carry value. A third adder may be configured to receive the sum and carry values and one or more vector component products from the first adder. The third adder may be configured to output the sum of the sum and carry values (and any carry bits resulting from the summation of the one or more vector components) as a final result.

In yet another embodiment, the multiplier may be configured to output the results in segments or portions. This may advantageously reduce the amount of interface logic and the number of bus lines needed to support the multiplier. Furthermore, the segments or portions may be rounded. In this embodiment, the multiplier may comprise a multiplier input, a multiplicand input, and a partial product generator. The generator is coupled to the multiplicand input and is configured to generate one or more partial products. An adder, coupled to the partial product generator and the multiplier input, may be configured to receive a number of the partial products. The adder may sum the partial products together with rounding constants to form a plurality of vector component products which are logically divided into portions. One or more of the portions may be rounded.

In another embodiment, the multiplier may be configured to round its outputs in a number of different modes. Thus, an apparatus and method for rounding and normalizing results within a multiplier is also contemplated. In one embodiment, the apparatus comprises an adder configured to receive a plurality of redundant-form components. The adder is configured to sum the redundant-form components to generate a first non-redundant-form result. The adder may also be configured to generate a second non-redundant-form result comprising the sum of the redundant-form components plus a constant. Two shifters are configured to receive the results. Both shifters may be controlled by the most significant bits of the results they receive. A multiplexer may be coupled to receive the output from the shifters and select one of them for output based upon the least significant bits in the first non-redundant-form result. By generating more than version of the result (e.g., the result and the result plus a constant) in parallel, rounding may be accomplished in less time than previously required.

A multiplier configured to round and normalize products is also contemplated. In one embodiment, the multiplier may comprise two paths. Each path may comprise one or more adders, each configured to receive a redundant-form product and reduce it to a non-redundant form. The first path does so assuming no overflow will occur, while the second path does so assuming an overflow will occur. A multiplexer may be coupled to the outputs of the two paths, so as to select between the results from the first and second paths.

A method for rounding and normalizing results within a multiplier is also contemplated. In one embodiment, the method comprises multiplying a first operand and a second operand to form a plurality of redundant-form components. A rounding constant is generated and added to the redundant-form component in two different bit positions. The first position assumes an overflow will occur, while the second position assumes no overflow will occur. A particular set of bits are selected for output as the final result from either the first addition or the second addition.

An apparatus for rounding and normalizing a redundant-form value is also contemplated. In one embodiment, the apparatus may comprise two adders and a multiplexer. The first adder is configured to receive the redundant-form value and add a rounding constant to its guard bit position, thereby forming a first rounded result, wherein the guard bit position is selected assuming no overflow will occur. The second adder is similarly configured and performs the same addition assuming, however, that an overflow will occur. A multiplexer is configured to select either the first rounded result or the second rounded result based upon one or more of the most significant bits from the first and second rounded results. Performing the rounding in parallel may advantageously speed the process by allowing normalization to take place in parallel with the multiplexer's selection.

BRIEF DESCRIPTION OF THE DRAWINGS

Other objects and advantages of the invention will become apparent upon reading the following detailed description and upon reference to the accompanying drawings in which:

FIG. 1 is a diagram illustrating an exemplary scalar multiplication and an exemplary vector multiplication.

FIG. 2A is a diagram of an exemplary integer data format using two's complement representation.

FIG. 2B is a diagram of an exemplary floating point data format.

FIG. 3 is a block diagram of one embodiment of an exemplary microprocessor.

FIG. 4 is a block diagram of one embodiment of the computational core from the microprocessor of FIG. 3 .

FIG. 5A illustrates one embodiment of the shift-and-add algorithm for binary multiplication.

FIG. 5B illustrates one embodiment of Booth's algorithm for binary multiplication.

FIG. 6 is a block diagram illustrating details of one embodiment of the multiplier from FIG. 4 .

FIG. 7 is a block diagram illustrating the operation of the multiplier from FIG. 6 for unsigned operands.

FIG. 8 is a block diagram illustrating an example of the operation of the multiplier from FIG. 6 for signed operands.

FIG. 9 is a block diagram illustrating another example of the operation of the multiplier from FIG. 6 for signed operands.

FIG. 10 is a diagram illustrating one embodiment of the multiplier from FIG. 4 that is configured to perform vector multiplication.

FIG. 11A is a diagram that illustrates details of one embodiment of the partial product generator from FIG. 6 .

FIG. 11B is a diagram that illustrates in detail of part of one embodiment of the selection logic from FIG. 6 .

FIGS. 12A-B is a diagram that illustrates details of one embodiment of the selection logic and adder from FIG. 6 .

FIG. 13 is a diagram illustrating another embodiment of the multiplier from FIG. 4 that is configured to perform vector multiplication.

FIG. 14 is a diagram illustrating yet another embodiment of the multiplier from FIG. 4 that is configured to perform vector multiplication.

FIG. 15 is a diagram illustrating one embodiment of a multiplier that is configured to calculate the vector dot product of a pair of vector operands.

FIG. 16 is a diagram illustrating another embodiment of a multiplier that is configured to calculate the vector dot product of a pair of vector operands.

FIG. 17 is a diagram illustrating one embodiment of a multiplier that is configured to return vector component products in portions, some of which may be rounded.

FIG. 18 is a diagram illustrating another embodiment of a multiplier that is configured to return vector component products in portions, some of which may be rounded.

FIG. 19 is a diagram illustrating one embodiment of the multiplier from FIG. 6 configured to perform rounding.

FIG. 20 is a diagram illustrating a numerical example of the operation of the multiplier from FIG. 19 .

FIG. 21 is a diagram illustrating details of one embodiment of the sticky bit logic from FIG. 19 .

FIG. 22 is a diagram illustrating a numerical example of the operation of the multiplier from FIG. 19 .

FIG. 23 is a diagram illustrating another embodiment of the multiplier from FIG. 6 .

FIG. 24A is a diagram illustrating an example of a vector multiplication using two multipliers.

FIG. 24B is a diagram illustrating another example of a multiplication using two multipliers.

FIG. 25 is a block diagram of one embodiment of a computer system configured to utilize the microprocessor of FIG. 3 .

While the invention is susceptible to various modifications and alternative forms, specific embodiments thereof are shown by way of example in the drawings and will herein be described in detail. It should be understood, however, that the drawings and detailed description thereto are not intended to limit the invention to the particular form disclosed, but on the contrary, the intention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the present invention as defined by the appended claims.

DETAILED DESCRIPTION OF AN EMBODIMENT

Turning now to FIG. 3 , a block diagram of one embodiment of a microprocessor 10 is shown. As depicted, microprocessor 10 comprises a predecode logic block 12 , a bus interface unit 24 , and a level one-cache controller 18 , all of which are coupled to the following three caches: a level-one instruction cache 14 , a level-one data cache 26 , and an on-chip level-two cache 40 . Both instruction cache 14 and data cache 26 are configured with translation lookaside buffers, i.e., TLBs 16 and 28 , respectively. Microprocessor 10 further comprises a decode unit 20 which receives instructions from instruction cache 14 , decodes them, and then forwards them to an execution engine 30 in accordance with inputs received from a branch logic unit 22 .

Execution engine 30 comprises a scheduler buffer 32 , an instruction control unit 34 , and a plurality of execution units 36 A- 36 F. Note that blocks referred to herein with a reference number followed by a letter may be collectively referred to by the reference number alone. For example, execution units 36 A-F may be collectively referred to as execution units 36 . Scheduler buffer 32 is coupled to receive decoded instructions from decode unit 20 and convey them to execution units 36 in accordance with input received from instruction control unit 34 . In one embodiment, execution units 36 A-F include a load unit 36 A, a store unit 36 B, two integer/MMX/3D units 36 C and 36 D, a floating point unit 36 E, and a branch resolving unit 36 F. Load unit 36 A receives input from data cache 26 , while store unit 36 B interfaces with data cache 26 via a store queue 38 . Integer/MMX/3D units 36 C and 36 D, and floating point unit 36 E collectively form a computational core 42 for microprocessor 10 . Computational core 42 may further comprise other execution units and specialized hardware such as multipliers.

Before describing computational core 42 in detail, other features of microprocessor 10 will be discussed. In one embodiment, instruction cache 14 is organized into sectors, with each sector including two 32-byte cache lines. The two cache lines within each sector share a common tag but have separate state bits that indicate the status of the line. Accordingly, two forms of cache misses (and associated cache fills) may take place: (1) sector replacement and (2) cache line replacement. In the case of sector replacement, the cache miss is caused by a tag mismatch in instruction cache 14 . Thus the required cache line is supplied by external memory via bus interface unit 24 . The cache line within the sector that is not needed is then marked invalid. In the case of a cache line replacement, a tag matches the requested address but the corresponding cache line is marked as invalid. The required cache line is then supplied by external memory, but unlike a sector replacement, the cache line within the sector that was not requested remains unaltered. In alternate embodiments, other organizations and replacement policies for instruction cache 14 may be utilized.

In one embodiment, microprocessor 10 may be configured to perform prefetching only in the case of sector replacements. During sector replacement, the required cache line is filled. If the required cache line is in the first half of the sector, the other cache line in the sector is prefetched. If the required cache line is in the second half of the sector, no prefetching is performed. Other prefetching methodologies may also be employed in different embodiments of microprocessor 10 .

When cache lines of instruction data are retrieved from external memory by bus interface unit 24 , the data is conveyed to predecode logic block 12 . In one embodiment, the instructions processed by microprocessor 10 and stored in cache 14 are variable-length (e.g., the x86 instruction set). Because decoding variable-length instructions is particularly complex, predecode logic 12 may be configured to provide additional information to be stored in instruction cache 14 to aid during decode. In one embodiment, predecode logic 12 generates “predecode bits” for each byte in instruction cache 14 . The predecode bits may provide various information useful during the decode process, e.g., the number of bytes to the start of the next variable-length instruction. The predecode bits are passed to decode unit 20 when instruction bytes are requested from cache 14 .

In one embodiment, instruction cache 14 is implemented as a 32-Kbyte, two-way set-associative, writeback cache. The cache line size may be 32 bytes in this embodiment. Cache 14 also includes a 64-entry TLB that may be used to speed linear to physical address translation. Other variations of instruction cache 14 are possible and contemplated.

Instruction cache 14 receives instruction fetch addresses from cache controller 18 . In one embodiment, up to 16 bytes may be fetched from cache 14 per clock cycle. The fetched information is placed into an instruction buffer that feeds into decode unit 20 . In one embodiment of microprocessor 10 , fetching may occur along a single execution stream with seven outstanding branches taken. In another embodiment, fetching may take place along multiple execution streams.

In one embodiment, the instruction fetch logic within cache controller 18 is capable of retrieving any 16 contiguous instruction bytes within a 32-byte boundary of cache 14 with no additional penalty when the 16 bytes cross a cache line boundary. New instructions are loaded into the instruction buffer as the current instructions are consumed by decode unit 20 . Other configurations of cache controller 18 are also possible and contemplated.

In one embodiment, decode logic 20 may be configured to decode multiple instructions per processor clock cycle. Decode unit 20 may further be configured to accept instruction and predecode bytes from the instruction buffer (in x86 format), locate actual instruction boundaries, and generates corresponding “RISC ops”. RISC ops are fixed-format internal instructions, most of which are executable by microprocessor 10 in a single clock cycle. In one embodiment of microprocessor 10 , RISC ops are combined to form every function in the x86 instruction set. Microprocessor 10 may use a combination of decoders to convert x86 instructions into RISC ops. In one embodiment, the hardware comprises three sets of decoders: two parallel short decoders, one long decoder, and one vector decoder. The parallel short decoders translate the most commonly-used x86 instructions (e.g., moves, shifts, branches, etc.) into zero, one, or two RISC ops each. The short decoders only operate on x86 instructions that are up to seven bytes long. In addition, they are configured to decode up to two x86 instructions per clock cycle. Commonly-used x86 instructions which are greater than seven bytes long, as well as those semi-commonly-used instructions that are up to seven bytes long, are handled by the long decoder.

The long decoder in decode unit 20 only performs one decode per clock cycle generating up to four RISC ops. All other translations (complex instructions, interrupts, etc.) are handled by a combination of the vector decoder and an on-chip ROM. For complex operations, the vector decoder logic provides the first set of RISC ops and an initial address to a sequence of further RISC ops within the on-chip ROM. The RISC ops fetched from the on-chip ROM are of the same type that are generated by the hardware decoders.

In one embodiment, decode unit 20 generates a group of four RISC ops each clock cycle. For clock cycles in which four RISC ops cannot be generated, decode unit 20 places RISC NOP operations in the remaining slots of the grouping. These groupings of RISC ops (and possible NOPs) are then conveyed to scheduler buffer 32 . It is noted that in other embodiments, microprocessor 10 may be configured to decode other instructions sets in lieu of, or in addition to, the x86 instruction set.

Instruction control logic 34 contains the logic necessary to manage out-of-order execution of instructions stored in scheduler buffer 32 . Instruction control logic 34 also manages data forwarding, register renaming, simultaneous issue and retirement of RISC ops, and speculative execution. In one embodiment, scheduler buffer 32 holds up to 24 RISC ops at one time, which is equivalent to a maximum of twelve x86 instructions. When possible, instruction control logic 34 may simultaneously issue (from buffer 32 ) RISC ops to any available execution units 36 . In one embodiment, control logic 34 may be configured to issue up to six and retire up to four RISC ops per clock cycle.

In one embodiment, store unit 36 A and load unit 36 B may each have two-stage pipelines. Store unit 36 A may be configured to perform memory and register writes such that the data is available for loading after one clock cycle. Similarly, load unit 36 B may be configured to perform memory reads such that the data is available after two clock cycles. Other configurations for load and store units 36 A and 36 B are also possible with varying latencies.

Execution unit 36 G (the branch resolving unit) is separate from branch prediction logic 22 in that it resolves conditional branches such as JCC and LOOP after the branch condition has been evaluated. Branch resolving unit 36 G allows efficient speculative execution, enabling microprocessor 10 to execute instructions beyond conditional branches before knowing whether the branch prediction was correct. As described above, microprocessor 10 may be configured to handle up to seven outstanding branches in one embodiment.

Branch prediction logic 22 , coupled to decode unit 20 , is configured to increase the accuracy with which conditional branches are predicted in microprocessor 10 . Ten to twenty percent of the instructions in typical applications include conditional branches. Branch prediction logic 22 is configured to handle this type of program behavior and its negative effects on instruction execution, such as stalls due to delayed instruction fetching. In one embodiment, branch prediction logic 22 includes an 8192-entry branch history table, a 16-entry by 16 byte branch target cache, and a 16-entry return address stack. Branch prediction logic 22 may implement a two-level adaptive history algorithm using the branch history table. The table stores executed branch information, predicts individual branches, and predicts behavior of groups of branches. In one embodiment, the branch history table does not store predicted target addresses in order to save space. Instead, the addresses are calculated on-the-fly during the decode stage.

To avoid a clock cycle penalty for a cache fetch when a branch is predicted taken, a branch target cache within branch logic 22 supplies the first 16 bytes at that address directly to the instruction buffer (assuming a hit occurs in the branch target cache). In one embodiment, branch prediction logic 22 achieves branch prediction rates of over 95%.

Branch logic 22 may also include special circuitry designed to optimize the CALL and RET instructions. This circuitry allows the address of the next instruction following the CALL instruction in memory to be pushed onto a return address stack. When microprocessor 10 encounters a RET instruction, branch logic 22 pops this address from the return stack and begins fetching.

Like instruction cache 14 , data cache 26 may also be organized as two-way set associative 32-Kbyte storage. In one embodiment, data TLB 28 includes 128 entries that may be used to translate linear to physical addresses. Like instruction cache 14 , data cache 26 may also be sectored. Data cache 26 may further implement a MESI (modified-exclusive-shared-invalid) protocol to track cache line status. Other configurations of data cache 26 are also possible and are contemplated.

Computational Core

Turning now to FIG. 4 , more detail of one embodiment of computation core 42 is shown. In one embodiment, computation core 42 comprises three execution units 36 C-E and a multiplier 50 . Integer/MMX/3D execution unit 36 C is a fixed point execution unit which is configured to operate on all ALU operations, as well as multiplies, divides (both signed and unsigned), shifts, and rotates. In contrast, integer/MMX/3D execution unit 36 E (Integer Y unit) is a fixed point execution unit configured to operate only on the basic word and doubleword ALU operations (ADD, AND, CMP, etc.).

Execution units 36 C and 36 D are also configured to accelerate performance of software written using multimedia and 3D graphics instructions. Applications that can take advantage of multimedia and 3D graphics instructions include 3D modeling and rendering, video and audio compression/decompression, speech recognition, and telephony. Execution units 36 C and 36 D may be configured to execute multimedia instructions in a single clock cycle. Many of these instructions are designed to perform the same operation to multiple sets of data at once (i.e., vector processing). In one embodiment, execution units 36 C and 36 D use registers which are mapped onto the stack of floating point unit 36 E.

Execution unit 36 E contains an IEEE 754-compatible floating point unit designed to accelerate the performance of software which utilizes the x86 instruction set. Floating point software is typically written to manipulate numbers that are either very large or small, require a great deal of precision, or result from complex mathematical operations such as transcendentals. Floating point execution unit 36 E may comprise an adder unit, a multiply unit, and a divide/square root unit. In one embodiment, these low-latency units are configured to execute floating point instructions in as few as two clock cycles.

In one embodiment, execution units 36 C and 36 D are coupled to multiplier 50 and configured to utilize multiplier 50 as a shared resource. Advantageously, this configuration allows both execution units 36 C and 36 D to perform multiplication without requiring two multipliers. In another configuration, each execution unit 36 C and 36 D may have its own dedicated multiplier. Still other configurations are possible and contemplated. For example, two n-bit multipliers may be shared by execution units 36 C and 36 D. Configuring microprocessor 10 with two multipliers each having a width of 32-bits advantageously allows two single precision multiplications to be executed in parallel (each operand/significand is 24 bits wide), or one MMX packed multiply (i.e., multiplying a pair of vectors wherein each vector comprises four 16-bit components). In another embodiment, multiplier 50 may be configured to accept operands that are 76-bits wide (i.e., the width of the significand in a double precision floating point data type), thereby providing the same functionality as two separate 32-bit multipliers while further alleviating the need for a separate multiplier in floating point unit 36 E. In such an embodiment, execution units 36 C- 36 E may be directly coupled to multiplier 50 , with each execution unit sharing multiplier 50 .

Multiplier 50 may also be configured to perform both signed and unsigned multiplication. Advantageously, this allows multiplier 50 to support both integer multiplication for MMX instructions, and floating point multiplication for 3D graphics instructions.

While multiplier 50 may be configured to perform multiplication using a number of different algorithms, the embodiment shown in the figure is configured to use a modified version of Booth's Algorithm to improve multiplication times. Booth's algorithm relies upon calculating a number of partial products and then summing them to obtain a final product. Booth's algorithm is able to improve multiplication times over the standard “add-and-shift” algorithm by reducing the number of partial products that need to be summed in order to obtain the final product. For example, in performing an 8-bit by 8-bit multiplication, the shift-and-add algorithm generates eight partial products. By contrast, same 8-bit by 8-bit multiplication using the 2-bit version of Booth's algorithm generates only five partial products. This reduction in the number of partial products is illustrated in FIGS. 5A and 5B .

Turning now to FIG. 6 , more detail of one embodiment of multiplier 50 is shown. In this embodiment, multiplier 50 comprises a partial product generator 60 , a partial product selection logic unit 62 , and an adder 64 . As shown in the figure, partial product generator 60 is coupled to selection logic unit 62 , which is in turn coupled to adder 64 . When one of execution units 36 C- 36 E receives an instruction invoking the multiplication function, the execution unit conveys two operands to multiplier 50 , i.e., a multiplicand operand 72 and a multiplier operand 74 . Partial product generator 60 is coupled to receive multiplicand operand 72 , which is used as a starting value for calculating a plurality of partial products 70 . For example, if partial product generator 60 is configured to use the 2-bit version of Booth's algorithm, the following partial products would be generated: the multiplicand itself (“+M”), a shifted version of the multiplicand (“+2M”), an inverted version of the multiplicand (“−M”), a shifted and inverted version of the multiplicand (“−2M”), and two constants, i.e., a positive zero (“+0”) and a negative zero (“−0”) in two's complement form.

Partial product selection unit 62 is coupled to receive multiplier operand 74 . Selection unit 62 is configured to select a number of partial products from generator 60 based upon particular fields within multiplier operand 74 . For example, using the 2-bit version of Booth's algorithm, multiplier operand 74 is padded with leading and trailing zeros (assuming an unsigned multiplication is being performed), and then one partial product is selected by each 3-bit field within the operand.

Finally, adder 64 is configured to receive and sum the partial products selected by selection unit 62 . As noted in the figure, the selected partial products 68 are shifted before they are summed. The resulting final product 76 is output to the execution unit that transmitted the operands. As previously noted, multiplier 50 may advantageously be configured to perform both signed and unsigned multiplication. This is described in greater detail below.

Scalar Unsigned Multiplication

Turning now to FIG. 7 , details of one embodiment of multiplier 50 are shown. The figure also illustrates the operation of multiplier 50 for an unsigned multiplication. While the figure shows an 8-bit by 8-bit multiplier using the 2-bit version of Booth's algorithm, other configurations are possible and contemplated, e.g., a 32-bit by 32-bit multiplier using a 3-bit version of Booth's algorithm. In this embodiment, multiplier 50 further comprises a “sign-in” input 78 , which indicates whether a signed or unsigned multiplication is to be performed. Sign-in input 78 is coupled to AND gate 86 A, which also receives the most significant bit (“MSB”) of multiplier operand 74 . AND gate 86 A outputs an “effective sign” bit 90 for multiplier operand 74 which is copied and appended to multiplier operand 74 for use by selection logic unit 62 . Sign-in input 78 is also routed to AND gate 88 B, which similarly calculates and appends an effective sign bit 92 for multiplicand operand 72 . While other effective sign calculation logic may be used, the configuration illustrated advantageously generates an effective sign of zero for all unsigned operands and positive signed operands using a minimum amount of logic. Furthermore, in the embodiment shown only signed negative operands receive an asserted effective sign bit.

Partial product generation logic 60 uses multiplicand operand 72 and effective sign bit 92 to generate a number of partial products 80 A- 80 C. For example, a shifted version 80 A of multiplicand operand 72 is generated by shifting logic 84 B. Shifted version 80 A is equivalent to two times the multiplicand operand (+2M). Similarly, inverters 98 generate an inverted (i.e., one's complement) version (−M) of multiplicand operand 72 . Shifting logic 84 A is used to generate a shifted and inverted version 80 C (−2M) of multiplicand operand 72 . Partial product generation logic 60 also generates constants for use as partial products, e.g., positive zero 82 B (+0) and negative zero 82 A (−0). As illustrated in the figure, each partial product 80 A, 80 B, 80 C, 72 , 82 A, and 82 B may have an extra constant bit 88 associated with it. Extra constant bit 88 is asserted only for negative partial products, i.e., −M, −2M, and −0, and is added to the partial product within adder 64 to generate two's complement versions of the inverted partial products. The shaded areas of the figure denote constants that may be designed into multiplier.

Once partial product generator 60 has generated the partial products, selection logic 62 is configured to select partial products based upon 3-bit fields from multiplier operand 74 . Multiplier operand 74 is padded with zeros and copies of effective sign bit 90 so that there are no fractional 3-bit fields. Selection logic 62 may comprise a number of multipliers 94 A- 94 F, one for each partial product to be selected. Each multiplexer 94 A- 94 E is controlled by a different 3-bit field from multiplier operand 74 . The 3-bit fields determine which partial product from those generated by partial product generator 60 , i.e., +M, +2M, −M, −2M, +0, −0, will be selected. The selected partial products are then conveyed to adder 64 . Using 2-bit Booth decoding, Table 1 describes how partial products will be selected.

TABLE 1
3-bit Multiplier Field Value Partial Product Selected
000                          +0
001                          +M
010                          +M
011                          +2M
100                          −2M
101                          −M
110                          −M
111                          −0

Adder 64 is configured to receive and sum the selected partial products. As illustrated in the figure, the partial products are shifted before being summed. Some of the partial products may have prefix bits added to eliminate the need for sign extending the partial product's most significant bit (i.e., sign bit) to the maximum width of final product 76 . The prefixes may be generated using simple inverters coupled to the partial product's most significant bit and constants. Once the partial products are shifted, padded, and summed, final product 76 is output and conveyed to the execution unit that provided the operands. Adder 64 may use a number of different algorithms for summing the partial products. For example, adder 64 may configured as a carry look-ahead adder, a carry skip adder, a carry select adder, a carry-save adder, or a carry propagate adder.

The exemplary values in the figure illustrate the unsigned multiplication of two values, 240 10 and 230 10 . Sign-in input 78 is unasserted because unsigned multiplication to be performed. Sign-in input 78 may be provided by the same execution unit that provided the operands. The execution unit may generate sign-in input bit 78 based upon the type of multiply instruction it received. In the example shown in the figure, effective signs 90 and 92 are both zero because sign-in input 78 is unasserted. As shown in the illustration, an 8-bit by 8-bit version of multiplier 50 is able to multiply 8-bit unsigned operands (i.e., operands that do not have a sign bit) having values from 0 to 255 to obtain a 16-bit unsigned result.

Scalar Signed Multiplication

Turning now to FIG. 8 , the same 8-bit by 8-bit version of multiplier 50 is shown. In this figure, however, multiplier 50 is performing signed multiplication. Sign-in input 78 is asserted because signed multiplication is to be performed. In the example illustrated, multiplicand operand 72 equals 100 10 , while multiplier operand 74 equals −50 10 . Multiplier operand 74 is received in two's complement format because it is a negative signed value. Thus its effective sign bit 90 (as calculated by AND gate 88 A) is asserted. In contrast, effective sign bit 92 for multiplicand operand 72 is unasserted because multiplicand operand 72 is positive. The final product 76 is a negative 16-bit number (−5000 10 ) represented in two's complement format with the MSB indicating the sign.

Turning now to FIG. 9 , another example of multiplier 50 performing a signed multiplication is shown. In this example, however, both multiplier operand 74 (having a value of −50 10 ) and multiplicand operand 72 (having a value of −100 10 ) are received in two's complement format. The multiplication results in a signed final product 76 (having a value of 5000 10 ) that is positive. As FIGS. 6-8 illustrate, multiplier 50 may advantageously perform both signed and unsigned multiplication with the same hardware. Furthermore, multiplier 50 may advantageously be configured to use Booth's algorithm to further increase multiplication performance.

Component-wise Vector Multiplication

As previously noted, recent advances have placed a greater emphasis on microprocessors' multimedia and graphics performance. Multimedia and 3D extensions to the basic x86 instruction set include vectored multiply instructions to improve performance. Turning now to FIG. 10 , an embodiment of multiplier 50 capable of performing vector multiplication is shown. As in previous embodiments, multiplier 50 comprises partial product generator 60 , selection logic 62 , and adder 64 . This embodiment of multiplier 50 is configured to perform component-wise vector multiplication of two pairs of N-bit values (A 1 ×B 1 and A×B 2 ) simultaneously or a scalar multiplication of one pair of 2N-bit values (A×B). Advantageously, multiplier 50 may take the place of three separate multipliers (i.e., one for scalar multiplication and two for the vector multiplication), thereby saving valuable die space.

In this embodiment, multiplier 50 has several features which allow it to perform both scalar and component-wise vector multiplication. When scalar multiplication is performed, multiplier 50 functions as previously disclosed, i.e., adder 64 will sum the partial products selected by selection logic 62 from partial product generator 60 to form final product 76 . When performing component-wise vector multiplication, however, multiplier 50 is configured to effectively operate as two separate multipliers. This behavior ensures that the results generated by multiplier 50 will equal the results that would have been generated had two separate multipliers been used. To indicate whether multiplier 50 should perform component-wise vector multiplication or scalar multiplication, multiplier 50 receives a vector_in input signal 120 . When an asserted vector_in signal is received, a plurality of multiplexers within selection logic 62 (e.g., multiplexers 122 and 124 ) effectively isolate the two “logical halves” of multiplier 50 . This separation prevents partial products from one pair of vector components (e.g., A 1 and B 1 ) from interfering with the multiplication of another pair of vector components (e.g., A 2 and B 2 ). The operation of multiplexers 122 and 124 is described in greater detail below.

As shown in the figure, multiplicand operand 72 and multiplier operand 74 may each comprise a vector (two N-bit values) or a scalar value (a single 2N-bit value). For example, multiplicand operand 72 may comprise a vector (A 2 , A 1 ) or a single scalar value A. The partial products selected by selection logic 62 may be logically divided into four quadrants 130 - 136 for component-wise vector multiplications (assuming vector operands each having two vector components). Quadrant 130 represents the higher order bits of partial products selected by the least significant vector component of vector multiplier 74 (i.e., B 1 ). Quadrant 132 represents the lower order bits of partial products selected by the least significant vector component of vector multiplier 74 (i.e., B 1 ). Quadrant 134 represents the lower order bits of partial products selected by the most significant vector component of vector multiplier 74 (i.e., B 2 ). Quadrant 136 represents the higher order bits of partial products selected by the most significant vector component of vector multiplier 74 (i.e., B 2 ).

As the selected partial products are shifted before being summed in adder 64 , the least significant bits of partial products selected by vector component B 2 located within quadrant 134 may affect the addition performed to generate A 1 ×B 1 within final product 76 . To prevent this “corruption” of final product 76 , multiplexer 124 is configured to “zero-out” the lower order bits of partial products located within quadrant 134 . Similarly, in some embodiments the higher order bits of partial products selected by vector component B 1 may extend into quadrant 130 , thereby possibly affecting the summation used to form B 1 ×B 2 within final product 76 . Thus additional multiplexers similar to multiplexer 124 may be used to zero-out the higher order bits within quadrant 130 .

Multiplexer 122 also assists in the logical separation that is advantageous for component-wise vector multiplication. Staggered bit fields within multiplier operand 74 are used to select partial products from partial product generator 60 . When a bit field encompasses bits from more than one vector component within multiplier operand 74 , the resulting partial product may also be “corrupted.” For example, selecting a partial product using one bit from vector component B 1 and two bits from vector component B 2 (as illustrated in the figure) will result in a partial product that is partially representative of vector component B 1 and partially representative of vector component B 2 . This is undesirable because B 1 is to be multiplied with A 1 separately from B 2 . To remedy this, a multiplexer 122 may be used. When a bit field encompasses bits from more than one vector component, multiplexer 122 may zero-out the unwanted bit or bits (e.g., the most significant bit from B 1 as shown in the figure). Thus, the partial product selected by multiplexer 94 B will reflect only the bit values within the desired vector component. A second multiplexer similar to multiplexer 122 may zero out the opposite bits. Thus two partial products may be selected, one representing the end of vector operand B 1 and one representing the beginning of vector operand B 2 . The zeroing-out of bits for partial product selection and summation are illustrated in more detail by way of a numerical example in FIGS. 11A through 12 .

Turning now to FIG. 11A , more detail of one embodiment of partial product generator 60 is shown. To support component-wise vector multiplication when the vector components are signed, an additional effective sign bit 172 A- 172 F may be generated for the lower-order portion of each partial product. The same logic may be used as previously disclosed, with AND-gate 86 B being duplicated (see AND-gate 86 C) to generate an effective sign for each lower-order vector component. Advantageously, multiplier 50 may be configured to perform both signed and unsigned vector multiplication. Generator 60 may also be configured to generate separate constant bits 88 A-F (referred to as S 1 ) and 170 A-F (referred to as S 2 ) to further improve separability when the selected partial products are summed in adder 64 . The extra constant bits 170 A-F and effective sign bits 172 A-F may simply remain unused or unselected during scalar multiplication. Note the figure illustrates one possible set of partial products generated for an unsigned component-wise vector multiplication wherein the multiplicand operand 72 has the values of (6,7), i.e., A 2 =6 and A 1 =7. Sign_in input 78 is unasserted to indicate that an unsigned multiplication is being performed.

Turning now to FIG. 11B , detail of part of one embodiment of selection logic 62 is shown. In order to support both scalar and vector multiplication, selection logic 62 may comprise a plurality of multiplexers 310 A-B, 312 A-B, 314 A-B, and 316 A-B. These multiplexers operate to select particular bits from partial product generator 60 according to the status of vector in signal 120 . Each partial product has its own set of selection multiplexers (excluding constants +0 and −0 which are simply fed through as is; see 320 A and 320 B). For example, multiplexer 310 A selects bits [ 9 - 0 ] from the partial product −2M and outputs them to the rest of selection logic 62 and adder 64 if vector_in is asserted. This may ensure that both effective sign bits 92 A and 172 A are conveyed to adder 64 . Two effective sign bits are needed because two separate multiplications are being performed. Conversely, if vector_in is unasserted (indicating a scalar multiplication), extra effective sign bit 172 A is not needed, thus multiplexer 310 A selects bits [ 9 - 6 , 4 - 0 ] and outputs them as bits [ 0 - 8 ]. The extra effective sign bit 172 A is removed, and a constant zero is padded to the output to create bit [ 9 ]. As indicated in the figure, bit [S 1 ] may be passed through as it is needed in both cases (scalar and component-wise vector multiplication). Multiplexer 310 B selects bit [S 2 ] if vector_in signal 10 is asserted, thereby providing two constants 88 A and 170 A. If vector_in signal 120 is not asserted and scalar multiplication is being performed, bit [S 2 ] is not needed (and may cause an incorrect result if it is passed through to adder 64 ). Thus, multiplexer 310 B is configured to select and convey a constant zero in lieu of actual S 2 bit 170 A if scalar multiplication is performed. Multiplexers 312 A-B, 314 A-B, and 316 A-B operate in a similar fashion. Each multiplexer may be configured to select the required bits from partial product generator 60 without passing extra bits unless they are needed.

Turning now to FIG. 12A-B , more details of one embodiment of selection logic 62 and adder 64 are shown. In this embodiment, selection logic 62 comprises a plurality of multiplexers 94 A- 94 F as in the previous embodiments. Note that multiplexers 312 A-B, 314 A-B, and 316 A-B are not shown, but are instead included within partial product generator 60 . Selection logic 62 further comprises multiplexers 152 - 156 , which operate to select two portions of partial products: (1) a portion of the partial product corresponding to the higher order bits of vector operand B 1 , and (2) a portion of the partial product corresponding to the lower order bits of vector operand B 2 . Multiplexer 156 then selects this “combination” partial product when vector_in signal 120 is asserted. Advantageously, this configuration may remedy the problem of summation corruption when a bit field encompassing bits from more than one vector operand is used to select a partial product. This problem is described in greater detail below (see FIGS. 13 and 14 ).

In this embodiment, adder 64 comprises three pluralities of multiplexers 160 A- 160 D, 162 A- 162 E, and 164 C- 164 E. Multiplexers 160 A- 160 D are controlled by vector_in signal 120 and operate to “zero-out” portions of the partial products to prevent corruption of the vector components within final product 76 during the summation within adder 64 . Multiplexers 164 C-E are also controlled by vector_in signal 120 and operate to select either extra constant bits 140 C- 140 E (in the event of a vector multiplication) or a zero constant (in the event of a scalar multiplication) for addition into the more significant product. Multiplexers 162 A- 162 D are controlled by sign in input 78 and are configured to select either the effective sign bit of the more significant portion of the selected partial product (in the event of a signed vector multiplication) or the actual sign (in the event of an unsigned vector multiplication). Multiplexers 164 C- 164 E are also controlled by vector_in signal 102 and perform the same function as multiplexers 310 B, 312 B, 314 B, and 316 B, i.e., they select a constant zero in lieu of extra constant bit S 2 if scalar multiplication is performed. Note that other configurations of logic for zeroing out and partial product selection are possible and contemplated. Further note that multiplexers 160 A- 160 D, 162 A- 162 E, and 164 C- 164 E may be configured as part of adder 64 , selection logic unit 62 , or as a separate part of multiplier 50 .

In addition to the features disclosed above, adder 64 may further comprise a plurality of multiplexers (not shown) to prevent carries across the boundaries of vector operands within final product 76 when summing the selected partial products. This boundary is represented by a dashed line 178 in the figure. Other embodiments of multiplier 50 may utilize different configurations of multiplexers. For example, multiplexers 160 A- 160 C may be configured to select either additional sign-extension bits or the most significant bits of the selected partial products. In addition, multiplexers 160 A- 160 C may be configured to pad each selected partial product with prefix bits until the most significant bit of each selected product corresponds to the most significant bit of final product 76 (as indicated by dashed bit positions 170 A- 170 B). The prefix bits may comprise a constant, sign extension bits, or a combination thereof.

Note that FIGS. 11A-B and 12 together illustrate the exemplary component-wise multiplication of two vector operands, i.e., multiplier operand 74 having a value of (3,12), i.e., B 2 =3 and B 1 =12, and multiplicand operand 72 having a value of (6,7), i.e., A 2 =6, and A 1 =7, resulting in final product 76 having a value of(18,84). Further note that while the figures and exemplary embodiments have illustrated a multiplier configured to perform component-wise vector multiplication on vector operands having up to two vector components, other configurations are possible and contemplated, e.g. vectors having four or six vector components may be multiplied component-wise in parallel. Furthermore, a number of multipliers configured similarly to multiplier 50 may be used in parallel to achieve even higher performance. The widths of multiplier operand 74 and multiplicand operand 72 may also be varied, e.g., 32-bits or 64-bits, as may the widths of their vector components.

In addition, other embodiments of multiplier 50 may be configured to return only a portion of final product 76 per clock cycle. For example, the most significant vector component of final product 76 may be returned during a first clock cycle. Other vector components may be returned during subsequent clock cycles in order of their significance.

Turning now to FIG. 13 , another embodiment of multiplier 50 is shown. In this embodiment, multiplier 50 further comprises multiplexer 138 . When vector_in signal 120 is asserted, component-wise vector multiplication is performed. If the summing of partial products generates one or more carry bits 140 , the upper vector component in final product 144 may be corrupted if carry bits 140 are allowed to propagate across boundary 176 . To prevent this, multiplier 50 may comprise one or more carry multiplexers 138 to prevent carry bits from propagating to higher order vector components within final product 76 . When multiplier 50 is performing scalar multiplication, multiplexers 138 may be configured to propagate carry bits normally. As shown in the figure, in this embodiment of multiplier 50 the partial products in quadrant 130 are zeroed out such that they will not affect the value of final product 144 .

Turning now to FIG. 14 , another embodiment of multiplier 50 is shown. In this embodiment, the partial products in quadrant 130 are not zeroed out. Instead, the selected partial products in quadrant 132 are allowed to sign extend across quadrant 130 . In some instances, e.g., when vector components A 1 and B 1 have opposite signs, final product 76 will have a lower order vector component 142 that will be negative and may result in a sign extensions across quadrant 130 . This sign extension may affect the value of the more significant vector component 144 within final product 76 . Multiplexer 146 is configured to insert a constant to be summed with the selected partial products to form final product vector component 144 . The constant (e.g., a binary value of one) is calculated to compensate for a negative sign extension across final product 144 . For example, a negative sign extension may be equivalent to “11111111,” thus adding a constant of one (i.e., “00000001”) will negate the effect of the sign extension on result vector component 144 . As this sign extension occurs only when vector components A 1 and B 1 have different signs, an XOR-gate 148 may be used in conjunction with vector_in input 120 to control multiplexer 146 so that the constant is only added when final product 142 will be negative and a component-wise vector multiplication is being performed. As illustrated, XOR-gate 148 may receive the sign bits (i.e., the most significant bits) of vector components A 1 and B 1 as inputs.

Vector Dot Product

Multiplier 50 may also be configured to calculate the “vector dot product” or inner product of two vectors. The following example illustrates the calculation of a vector dot product. Assuming vector A equals (x 1 , x 2 , x 3 ), and vector B equals (y 1 , y 2 , y 3 ), then the vector dot product A·B equals x 1 y 1 +x 2 y 2 +x 3 y 3 . As this example illustrates, calculation of the dot product entails performing a component-wise vector multiplication and then summing the vector component products.

Turning now to FIG. 15 , one embodiment of multiplier 50 configured to calculate the vector dot product is shown. As shown in the figure, partial products 190 are summed within adder 64 to form vector component products 192 A-N. Each vector component product 192 A-N corresponds to one vector pair within multiplicand operand 72 and multiplier operand 74 as previously disclosed. Vector component products 192 A-N are then summed using a plurality of carry-propagate adders 194 A-N to form final result 196 , which may then be output for use by other parts of microprocessor 10 .

Turning now to FIG. 16 , another embodiment of multiplier 50 configured to calculate the vector dot product is shown. In this embodiment, however, partial products 190 summed by adder 64 are kept in redundant form, i.e., each vector component product 192 A-F is represented by more than one value. For example, each vector component product 192 A-F may be represented by two values, a sum value 198 A-F and a carry value 200 A-F. A set of carry-save adders (not shown) may be used within adder 64 to sum partial products 192 in redundant form. Advantageously, carry-save adders may significantly reduce the amount of time and die space required to sum partial products 192 . At the single-bit level, a carry-save adder will take three bits of the same significance and produce a sum value (having the same significance) and a carry value (having a significance one bit higher than the sum value). In contrast, the term “carry-propagate adder” denotes an adder that is not a carry-save adder. In one embodiment, a carry-save adder may be implemented as a number of independent full adders.

Once vector component products 192 A- 192 F have been formed, they may be summed together using a second set of carry-save adders 202 A-J. When the number of values remaining to be summed is reduced to two, a carry-propagate adder 204 may be used to perform the final summation. Note, however, that this configuration may require further modification if multiplier 50 is configured to propagate sign extension and carry bits as illustrated in FIG. 14 . The embodiment of multiplier 50 illustrated in FIG. 14 relies upon carries from less significant products propagating into the more significant ones. In this case, summing partial products 190 and products 192 A-F using carry-save adders may cause final result 196 to be less than the correct result by one unit-in-the-last-place (ULP) for each product below the most significant product. This is because carries from lower products are not incorporated into upper products during carry-save adds.

To ensure that final result 196 is correct when multiplier 50 is configured in a manner similar to the embodiment of FIG. 14 , carry-propagate adder 204 may be configured to accept summands having a width equal to the cumulative width of all products 192 A-F. Assuming the length of each operand (multiplier and multiplicand) is n bits wide and comprises p vector components, each product 192 A-F will have a width of 2n/p. Thus to accommodate all products 192 A- 192 F, adder 204 may be 2n bits wide or wider. The redundant forms of each product 192 - 192 F (e.g., sum values 198 A-F and carry values 200 A-F) are conveyed as inputs to adder 204 (excluding the most significant product 192 F). In lieu of the most significant product 192 F, the final two summands remaining from the carry-save summation of products 192 A- 192 F are input to adder 204 as the most significant inputs. While adder 204 will output a 2n-bit wide result, only the most significant 2n/p bits comprise the final result 196 . This configuration advantageously allows adder 204 to propagate carry bits from lower order products to higher order products, thereby ensuring a proper result while still retaining the advantages associated with carry-save addition. Furthermore, the cost in die space of having a 2n-bit wide carry-propagate adder such as adder 204 may be reduced if other functions to performed by multiplier 50 also require a wide carry-propagate adder.

As with previous embodiments, this embodiment of multiplier 50 may be configured to accept operands having varying widths (n), and varying numbers of vector components (p). For example, multiplier 50 may be configured to calculate the dot product of two vector operands, each 64-bits wide and each having four vector components.

Rounded Products

As previously noted, some embodiments of multiplier 50 may be configured to conserve hardware resources (e.g., signal lines and registers) by returning only a portion of the final product (or products, in the case of component-wise vector multiplication) per clock cycle. For example, the higher order bits of the final product may be returned first, and then the lower order bits may be returned in subsequent clock cycles. However, in some embodiments it may be advantageous to return the higher order bits rounded to the nearest unit in the last place (“ULP”).

Turning now to FIG. 17 , a diagram of another embodiment of multiplier 50 is shown. This embodiment is configured to round the higher order bits of each vector component product to the nearest ULP. As in the previous embodiment (illustrated in FIG. 16 ), partial products 190 are reduced in redundant form (e.g., a sum value and a carry value for each pairs of vector components) by adder 64 . However, in this embodiment a plurality of adders 210 A- 210 F are used to add a rounding constant 214 to each vector component product. Rounding constant 214 may comprise a single asserted bit (i.e., a “one-hot”) added to the bit position below the least significant bit position in the portion of the vector component to be rounded. For example, assuming a vector component product has a width of 8 bits, and the four most significant bits (MSBs) are to be rounded, then a constant one would be added to the fourth bit (as illustrated in Table 2). By adding a constant one in the appropriate bit position, the upper portion of the vector component product may be rounded efficiently and without large amounts of additional logic.

TABLE 2
Bit Number ->	7 (MSB)	6	5	4	3	2	1	0 (LSB)
Vector Component	0	1	1	0	1	0	1	1
Product
Rounding Constant	0	0	0	0	1	0	0	0
Rounded MSBs	0	1	1	1
Output

As shown in FIG. 17 , each adder 210 A- 210 F is configured to receive the redundant form of a single vector component product. For example, adder 210 A is configured to receive sum value 198 A and carry value 200 A and combine them with rounding constant 214 . Adder 210 A combines these three values and generates a redundant form output comprising a new sum value and a new carry value. Advantageously, adders 210 A- 210 F may be configured as independent carry-save adders, thereby preventing carry-bits caused by rounding constant 214 from propagating to more significant vector component products. The outputs of each adder 210 A- 210 F are coupled to the inputs of one of a plurality of carry-propagate adders 212 A- 212 F. Each carry-propagate adder 212 A- 212 F is configured to sum the outputs of adders 210 A- 210 F and thereby generate a non-redundant form of each vector component product. The rounded MSBs of each vector product may be output first, while the remaining least significant bits (“LSBs”) may be output during a subsequent clock cycle. Adders 212 A- 212 F may be configured independently to avoid the possibility of an unwanted carry-bit propagating across vector product boundaries.

In another embodiment, additional adders (not shown) may be configured to generate the LSBs (which are unrounded) separately from the MSBs. Advantageously, this may prevent the rounding process from altering the value of the LSBs. For example, adder 212 A may be configured to generate the rounded MSBs by summing the sum and carry values generated by adder 210 A, while an additional adder may be configured to sum the lower bits of sum value 198 A and carry value 200 A to generate the LSBs.

In the previously described embodiments, each adder 210 A- 210 F and 212 A- 212 F is configured to perform addition without propagating carry bits from one vector component product to another. While this may be desirable in many configurations, the non-propagation of carry bits may disrupt some configurations of adder 50 . For example, the embodiment illustrated in FIG. 14 relies upon the propagation of sign extension bits across vector component product boundaries. If carry bits are not allowed to propagate during the final addition stages which convert the redundant-from vector component products to non-redundant-form, the higher order products may be incorrect.

Turning now to FIG. 18 , an embodiment of multiplier 50 which rounds the higher order bits of each vector component product, yet still allows carry bits to propagate across consecutive vector component product boundaries, is shown. In this embodiment, rounding constant 214 is once again added to the redundant form sum values 198 A- 198 F and carry values 200 A- 200 F of each vector component product by carry-save adders 210 A- 210 F. In order to allow carries from partial products 190 to propagate without allowing carries from rounding constant 214 to propagate, separate carry-propagate adders 212 A- 212 F are used for each vector component product. The length of each adder 212 A- 212 F may equal the number of bits in the vector component product itself plus all of the bits corresponding to less significant vector component products. For example, assuming each vector component product is eight bits wide, adder 212 B may be 16 bits wide and may add redundant vector component values 198 A- 198 C and 200 A- 200 C. Advantageously, undesired carry-out bits from each vector component product will not affect higher order vector component products in this configuration. Furthermore, the carry bits that may be required for correct operation of the embodiment of multiplier 50 illustrated in FIG. 14 still propagate to form the correct result despite possible sign-extensions.

Note that other configurations of multiplier 50 are possible. For example, rounding constant 214 may be incorporated within the logic of adder 64 , thereby potentially eliminating the need for an extra level of adders. Furthermore, multiplier 50 may be configured to round and return the upper portions of scalar products and vector dot products in addition to vector component products. The types of adders used may also be changed according to the implementation, e.g., carry-propagate adders may be used through out in conjunction with multiplexers configured to prevent carry bits from propagating across vector component product boundaries. In addition, various control signals, e.g., a round_in signal, may be used to indicate whether rounding is to be performed.

Fast Rounding and Normalization

Another possible area for improving the speed of multiplication relates to rounding and normalization. When performing floating point multiplication, the multiplier and multiplicand operands (i.e., the significands of two floating point numbers) are received in normalized form. A binary number is said to be normalized when the most significant asserted bit is directly to the left of the binary radix point. For example, 1.010011 2 is normalized, while 10.10011 2 and 0.01010011 2 are not. In order to normalize a binary number, the number is shifted either right or left until the most significant asserted bit is directly to the left of the binary radix point. The number's exponent is then increased or decreased an amount equal to the number of positions that the number was shifted.

When multiplier 50 performs floating point multiplication, it receives two normalized significands. In some embodiments, multiplier 64 may be configured to output the results in normalized form. For example, multiplier 50 may receive two 32-bit normalized significands as operands and be configured to output one 32-bit result in normalized form. After multiplier 50 generates and selects the partial products, they are summed by adder 64 to create the final result. As the final result may be in redundant form, it may be passed through a carry-propagate adder as previously described. Once in non-redundant form, the result is rounded and normalized before being output. Different methods of rounding are possible. For example, IEEE Standard 754 defines four different rounding methods: round to nearest (even), round to positive infinity, round to minus infinity, and round to zero. The round to nearest method is particularly useful because it ensures that the error in the final product is at most one-half ULP (unit in the last place).

Turning now to FIG. 19 , another embodiment of multiplier 50 is shown. This embodiment comprises two “paths” which are configured to perform IEEE rounding and normalization by calculating two results in parallel, i.e., one result assuming there is an overflow and one result assume no overflow. This embodiment comprises a pair of carry-save adders 276 A-B, a pair of carry-propagate adders 278 A-B, a pair of sticky bit logic units 286 A-B, and a pair of LSB fix-up logic units 288 A-B. The “no-overflow path” comprises carry-save adder 276 A, carry-propagate adder 278 A, sticky bit logic unit 286 A, and LSB fix-up logic unit 288 A, while the “overflow path” comprises carry-save adder 276 B, carry-propagate adder 278 B, sticky bit logic unit 286 B, and LSB fix-up logic unit 288 B. Both carry-save adders 276 A and 276 B are configured to receive sum value 274 A and carry value 274 B from partial product array adder 64 . Each carry-save adder 276 A and 276 B is also configured to receive a rounding constant 268 from multiplexer 266 .

Multiplexer 266 is configured to select rounding constant 268 from one of four rounding constants. The first rounding constant is a hard-wired constant one and is selected when rounding mode input 270 indicates that round to nearest (even) is the selected rounding mode. The constant is added to the guard bit position by both carry save adders 276 A and 276 B. The second rounding constant is a hard-wired zero and is selected when rounding mode input 270 indicates that round to zero (truncate) is the selected rounding mode. The third rounding constant is the sign of the final product of the multiplication being performed. This sign may be obtained by exclusively ORing the sign bit 260 A of multiplicand operand 72 and the sign bit 260 B of multiplier operand 74 within XOR gate 262 . The resulting sign bit is added to the guard bit position, and each bit position less significant than the guard bit position, by carry-save adders 276 A and 276 B. The fourth rounding constant is the inversion of the third rounding constant. It may obtained by inverting the rounding constant obtained from XOR gate 262 with inverter 264 . The resulting inverted sign bit is added to the guard bit position and each bit position less significant than the guard bit position by carry-save adders 276 A and 276 B.

Carry-save adders 276 A and 276 B are configured to receive and add sum value 274 A, carry value 274 B, and the selected rounding constant from multiplexer 266 . Carry-save adders 276 A and 276 B convey their results in redundant form to carry-propagate adders 278 A and 278 B, respectively. Carry-propagate adders 278 A and 278 B reduce the results to non-redundant form 282 A and 282 B and convey them to LSB fix-up logic units 288 A and 288 B, respectively.

In parallel with the addition performed by adders 276 A-B and 278 A-B, sticky bit logic units 280 A-B calculate sticky bits 286 A-B. Sticky bit logic units 280 A-B each receive sum value 274 A and carry value 274 B as inputs. The calculation of sticky bits and the operation of sticky bit logic units 280 A-B are described in greater detail below.

LSB fix-up logic units 288 A and 288 B are coupled to carry-propagate adders 278 A-B and sticky bit logic units 280 A-B. Fix-up logic units 288 A-B are configured to conditionally invert the least significant bit of the non-redundant results received from adders 278 A-B. In one embodiment, fix-up logic units 288 A-B are configured to performs the inversion or “fix-up” when the “round to nearest” mode is being performed and the following equation is true: (inverse of L)·(G)·(inverse of S)=1, wherein L and G are the least significant bits (LSBs) and guard bits, respectively, of the sum of sum value 274 A and carry value 274 B, and wherein S is the corresponding sticky bit (either 286 A or 286 B). Note that L and G may be calculated within fix-up units 288 A-B using sum value 274 A and carry value 274 . The calculation of L and G may be performed in parallel with the additions performed by adders 276 A-B and 278 A-B and need not include a rounding constant. L and G may be calculated within fix-up units 288 A-B, or by using an extra component within multiplier 50 (e.g., a third pair of carry-save/carry-propagate adders). The fix-up may advantageously compensate for cases in which adders 276 A-B have added a constant when a constant was not actually needed (e.g., a result+1 is generated when a result+0 is needed).

Next, the desired number of upper bits from the outputs of LSB fix-up logic units 288 A and 288 B may be conveyed to multiplexer 290 , which selects one of the two values (overflow or no overflow) as output 292 . Multiplexer 290 may be controlled by MSB 284 from the output of fix-up logic unit 288 A. By looking at the most significant bit, a determination of whether an overflow occurred can be made. If an overflow occurred, the upper bits from the output of LSB fix-up logic unit 288 A are selected. If an overflow did not occur, the upper bits from the output of LSB fix-up logic unit 288 B are selected. Note that other control configurations are also possible, e.g., MSB 284 may be the most significant bit of the output from fix-up logic unit 288 B. Furthermore, in some embodiments of multiplier 50 only one fix-up logic unit may be needed. For example, the single fix-up logic unit may be coupled to the output of multiplexer 290 and perform the fix-up before final result 292 is output.

In one embodiment, exponent control logic unit 254 is also controlled by the same signal that controls multiplexer 290 . If an overflow occurs, exponent control logic unit 254 is configured to increment the corresponding exponent. This completes the normalization of the output.

Advantageously, the embodiment of multiplier 50 depicted in the figure may be able to round and normalize the final result in less time because normalization is performed in parallel. Furthermore, the fix-up is performed while multiplexer 290 is selecting a result (overflow or no overflow). This may further reduce the cycle time of this embodiment of multiplier 50 .

Turning now to FIG. 20 , a diagram illustrating the operation of one embodiment of carry-save adders 276 A and 276 B is shown. The example assumes eight bit sum and carry values 274 A-B are being rounded to four bit values and that round to nearest (even) is being performed. Adders 276 A-B each receive sum value 274 A, carry value 274 B, and rounding constant 268 as inputs. In the example shown, adder 276 A is configured to add a constant one to the guard bit position of sum value 274 A and constant value 274 B assuming there will not be an overflow. The guard bit position is the bit position that is one bit less significant than the least significant bit of the portion to be output. An overflow occurs when the summation of sum value 274 A, and carry value 274 B, and any added rounding constants, creates a carry out from the bit position directly to the left of the binary radix point. An overflow may require the result to be shifted to the right (and the corresponding exponent to be incremented) in order to produce a normalized output.

As the figure illustrates, adder 276 A adds a constant one to the guard bit position of sum value 274 A and carry value 274 B assuming there will be no overflow. In contrast, adder 276 B adds rounding constant 268 to the guard bit position of sum value 274 A and carry value 274 B assuming there is an overflow. Thus, adder 286 B adds the constant one in a different bit position than adder 276 A. For this reason, adders 276 A and 276 B each generate a different result. The results from adder 276 A are conveyed to carry propagate adder 278 A, which is configured to reduce them to non-redundant form. Similarly, the results from adder 276 B are conveyed to carry propagate adder 278 B, which operates in manner similar to adder 278 A.

Turning now to FIG. 21 , more detail of one embodiment of sticky bit logic unit 280 A is shown. As the figure illustrates, sticky bit logic 280 A receives the lower four bits of the sum and carry values ( 350 and 352 , respectively ) generated by adder 276 A. A constant 354 (e.g., 1111) is added to the sum and carry bits within carry save adder 340 A, thereby generating two different 4-bit outputs which are routed to exclusive NOR gate 342 A. The output from exclusive NOR gate 342 A is routed to 4-input OR gate 344 A, which outputs sticky bit 286 A. Sticky bit logic 280 B is configured similarly to sticky bit logic 280 A, but it may be configured to receive one extra bit, e.g., five bits as opposed to four bits, due to the assumed overflow.

Turning now to FIG. 22 , a numerical example of the operation of the embodiment of multiplier 50 from FIG. 20 is shown. This example assumes an eight bit output from adder 64 is being rounded to a four bit result. The figure shows each of the four IEEE rounding modes being performed by both carry-save adders 276 A and 276 B. The selected rounding constant 268 corresponds to the rounding mode. The selected rounding constant 268 is added to sum value 274 A and carry value 274 B by carry save adders 276 A and 276 B. As the figure illustrates, the starting bit position to which the constant is added varies from adder 276 A to adder 276 B. As previously noted, this is because adder 276 A adds the constant to the guard bit position assuming there is no overflow, while adder 276 B assumes there is an overflow. In parallel, sticky bit logic units 280 A and 280 B each calculate their own version of the sticky bit ( 286 A and 286 B, respectively), also reflecting whether or not an overflow is presumed to occur.

Next, LSB fix-up logic units 288 A and 288 B fix-up (invert) the LSB of output 282 A, if necessary. As the figure illustrates, the fix-up is only performed when round to nearest (even) is the selected rounding mode and the formula (inverse of LSB) (Guard bit) (inverse of Sticky Bit)=1 is true. Note that in this embodiment the LSB and Guard bit are taken from the sum of sum value 274 A and carry value 274 B without selected rounding constant 268 . After the fix-up, the upper four bits are output to multiplexer 290 . In one embodiment, LSB fix-up logic 288 A and 288 B may each comprise a single inverter configured to invert the least significant bit of results 282 A and 282 B, respectively.

Other configurations of multiplier 50 are possible and contemplated. Turning now to FIG. 23 , another embodiment of multiplier 50 configured to perform rounding and normalization is shown. In this embodiment, the “fix-up” or inversion of the LSB is performed by a single LSB fix-up logic unit 288 after multiplexer 290 performs the overflow/no overflow selection. A second multiplexer 290 B is included to select which sticky bit 286 A or 286 B will be used by LSB fix-up logic unit 288 in determining whether to perform the inversion. Note the rounding and normalization hardware disclosed herein may be configured to round and normalize redundant results from other functional units also, e.g., adders.

Exemplary Configuration Using Two Multipliers

Turning now to FIG. 24A , an example of a vector multiplication using two multipliers 50 A and 50 B is shown. Multipliers 50 A and 50 B may be configured similarly to multiplier 50 as described in previous embodiments. As shown in the figure, multipliers 50 A and 50 B are configured to operate in parallel to execute a vector multiplication of a pair of vectors each comprising four 16-bit operands 380 A- 380 D and 382 A- 382 D. Note operands 380 A- 380 D may come from a first 64-bit MMX register, while operands 382 A- 382 D may come from a second 64-bit MMX register.

Turning now to FIG. 24B , another example of a vector multiplication using multipliers 50 A and 50 B is shown. In this configuration, multipliers 50 A and 50 B operate in parallel to multiply a pair of vectors each comprising two 32-bit operands 384 A- 384 B and 386 A- 386 B. Once again, operands 384 A- 384 B may come from a first 64-bit MMX register, while operands 386 A- 386 B may come from a second 64-bit MMX register. Further note that while a vector operation is being performed, each individual multiplier 50 A and 50 B is performing a scalar multiplication. Other modes of operation are also contemplated, for example, multiplier 50 A may perform a 32-bit scalar multiplication independent from multiplier 50 B. While multiplier 50 A performs the multiplication, multiplier 50 B may sit idle or perform an independent multiplication operation.

Exemplary Computer System Using Multiplier

Turning now to FIG. 25 , a block diagram of one embodiment of a computer system 400 including microprocessor 10 is shown. Microprocessor 10 is coupled to a variety of system components through a bus bridge 402 . Other embodiments are possible and contemplated. In the depicted system, a main memory 404 is coupled to bus bridge 402 through a memory bus 406 , and a graphics controller 408 is coupled to bus bridge 402 through an AGP bus 410 . Finally, a plurality of PCI devices 412 A- 412 B are coupled to bus bridge 402 through a PCI bus 414 . A secondary bus bridge 416 may further be provided to accommodate an electrical interface to one or more EISA or ISA devices 418 through an EISA/ISA bus 420 . Microprocessor 10 is coupled to bus bridge 402 through a CPU bus 424 .

Bus bridge 402 provides an interface between microprocessor 10 , main memory 404 , graphics controller 408 , and devices attached to PCI bus 414 . When an operation is received from one of the devices connected to bus bridge 402 , bus bridge 402 identifies the target of the operation (e.g. a particular device or, in the case of PCI bus 414 , that the target is on PCI bus 414 ). Bus bridge 402 routes the operation to the targeted device. Bus bridge 402 generally translates an operation from the protocol used by the source device or bus to the protocol used by the target device or bus.

In addition to providing an interface to an ISA/EISA bus for PCI bus 414 , secondary bus bridge 416 may further incorporate additional functionality, as desired. For example, in one embodiment, secondary bus bridge 416 includes a master PCI arbiter (not shown) for arbitrating ownership of PCI bus 414 . An input/output controller (not shown), either external from or integrated with secondary bus bridge 416 , may also be included within computer system 400 to provide operational support for a keyboard and mouse 422 and for various serial and parallel ports, as desired. An external cache unit (not shown) may further be coupled to CPU bus 424 between microprocessor 10 and bus bridge 402 in other embodiments. Alternatively, the external cache may be coupled to bus bridge 402 and cache control logic for the external cache may be integrated into bus bridge 402 .

Main memory 404 is a memory in which application programs are stored and from which microprocessor 10 primarily executes. A suitable main memory 404 comprises DRAM (Dynamic Random Access Memory), and preferably a plurality of banks of SDRAM (Synchronous DRAM).

PCI devices 412 A- 412 B are illustrative of a variety of peripheral devices such as, for example, network interface cards, video accelerators, audio cards, hard or floppy disk drives or drive controllers, SCSI (Small Computer Systems Interface) adapters and telephony cards. Similarly, ISA device 418 is illustrative of various types of peripheral devices, such as a modem, a sound card, and a variety of data acquisition cards such as GPIB or field bus interface cards.

Graphics controller 408 is provided to control the rendering of text and images on a display 426 . Graphics controller 408 may embody a typical graphics accelerator generally known in the art to render three-dimensional data structures which can be effectively shifted into and from main memory 404 . Graphics controller 408 may therefore be a master of AGP bus 410 in that it can request and receive access to a target interface within bus bridge 402 to thereby obtain access to main memory 404 . A dedicated graphics bus accommodates rapid retrieval of data from main memory 404 . For certain operations, graphics controller 408 may further be configured to generate PCI protocol transactions on AGP bus 410 . The AGP interface of bus bridge 402 may thus include functionality to support both AGP protocol transactions as well as PCI protocol target and initiator transactions. Display 426 is any electronic display upon which an image or text can be presented. A suitable display 426 includes a cathode ray tube (“CRT”), a liquid crystal display (“LCD”), etc.

It is noted that, while the AGP, PCI, and ISA or EISA buses have been used as examples in the above description, any bus architectures may be substituted as desired. It is further noted that computer system 400 may be a multiprocessing computer system including additional microprocessors (e.g. microprocessor 10 a shown as an optional component of computer system 400 ). Microprocessor 10 a may be similar to microprocessor 10 . More particularly, microprocessor 10 a may be an identical copy of microprocessor 10 . Microprocessor 10 a may share CPU bus 424 with microprocessor 10 (as shown in FIG. 5 ) or may be connected to bus bridge 402 via an independent bus.

It is still further noted that the present discussion may refer to the assertion of various signals. As used herein, a signal is “asserted” if it conveys a value indicative of a particular condition. Conversely, a signal is “deasserted” if it conveys a value indicative of a lack of a particular condition. A signal may be defined to be asserted when it conveys a logical zero value or, conversely, when it conveys a logical one value. Additionally, various values have been described as being discarded in the above discussion. A value may be discarded in a number of manners, but generally involves modifying the value such that it is ignored by logic circuitry which receives the value. For example, if the value comprises a bit, the logic state of the value may be inverted to discard the value. If the value is an n-bit value, one of the n-bit encodings may indicate that the value is invalid. Setting the value to the invalid encoding causes the value to be discarded. Additionally, an n-bit value may include a valid bit indicative, when set, that the n-bit value is valid. Resetting the valid bit may comprise discarding the value. Other methods of discarding a value may be used as well.

Although the embodiments above have been described in considerable detail, other versions are possible. Numerous variations and modifications will become apparent to those skilled in the art once the above disclosure is fully appreciated. It is intended that the following claims be interpreted to embrace all such variations and modifications.

Claims

1. A multiplier capable of vector multiplication and scalar multiplication comprising:a multiplier input configured to receive a multiplier operand, wherein said multiplier operand comprises one of two forms, wherein said first form is a vector comprising a plurality of packed binary vector component values, wherein said second form is a scalar value; a multiplicand input configured to receive a multiplicand operand, wherein said multiplicand operand comprises one of said first and second forms; a partial product generator coupled to said multiplicand input, wherein said partial product generator is configured to generate a plurality of partial products based upon said multiplicand operand and according to Booth's algorithm; and an adder configured to sum the plurality of partial products to form a final product that comprises one of said first and second forms, wherein said adder is configured to sum a number of said partial products with a rounding constant in order to form said final product.

2. The multiplier as recited in claim 1, wherein said final product comprises a plurality of vector component products, wherein each of said vector component products is logically divided into portions, and wherein one or more of said vector component portions are individually rounded in parallel.

3. The multiplier as recited in claim 2, further comprising a vector input configured to receive a vector_in signal indicative of whether said multiplier is to perform vector multiplication.

4. The multiplier as recited in claim 3, further comprising a first plurality of multiplexers coupled to said vector input and said partial product generator, wherein each multiplexer corresponds to a particular partial product, and wherein each multiplexer is configured to conditionally zero-out a predetermined number of the least significant bits within the corresponding partial product upon receiving said vector_in signal.

5. The multiplier as recited in claim 4, wherein said adder is coupled to receive said vector_in signal, wherein said adder is configured to sum said partial products without carrying bits from one of said plurality of packed binary values to another of said plurality of packed binary values upon receiving an asserted vector_in signal.

6. The multiplier as recited in claim 5, further comprising a second plurality of multiplexers coupled to said vector input and said partial product generator, wherein each of said second plurality of multiplexers corresponds to a particular partial product, and wherein each of said second plurality of multiplexers is configured to sign extend a portion of the corresponding partial product upon receiving an asserted vector_in signal.

7. The multiplier as recited in claim 6, wherein said partial product generator calculates said partial products by logically ANDing said multiplicand operand with each bit of said multiplier operand, wherein said adder coupled is configured to sum a number of said partial products with said rounding constant in order to form said final product, wherein said final product comprises a plurality of vector component products, wherein each of said vector component products is logically divided into portions, wherein one or more of said portions are rounded.

8. The multiplier as recited in claim 7, further comprising a multiplexer coupled to said adder, wherein said multiplexer is configured to select and output said rounded portions during a first clock cycle, and wherein said multiplier is configured to output said non-rounded portions during subsequent clock cycles.

9. The multiplier as recited in claim 7, wherein said adder is configured to sum said partial products and said rounding constants in a carry-free fashion.

10. The multiplier as recited in claim 7, wherein said adder comprises:a first plurality of adders configured to reduce said partial products to a redundant form comprising a first sum value and a first carry value; a second plurality of adders coupled to said first plurality of adders, wherein said second plurality of adders are configured to combine said first sum values, said first carry values, and said rounding constants into a plurality of second sum values and a second carry values; and a third plurality of adders coupled to said second plurality of adders, wherein said third plurality of adders are configured to combine said second sum values and said second carry values into a plurality of non-redundant final vector component products, wherein said non-redundant final vector component products comprise a number of logical portions, wherein a number of said logical portions are rounded.

11. The multiplier as recited in claim 10, wherein said third plurality of adders are configured to prevent carry-bits generated by said rounding constants from propagating to higher order vector component products.

12. A method for operating a multiplier within a microprocessor comprising:receiving a multiplier operand, a multiplicand operand, and a control signal as inputs; calculating a number of partial products from said multiplicand operand using inverters and shifting logic; selecting partial products according to said multiplier operand; and summing the selected partial products to generate a final product, wherein said final product is in scalar form if the control signal indicates a scalar operation, wherein said final product is in vector form and comprises a plurality of packed vector components if said control signal indicates a vector operation.

13. The method as recited in claim 12, further comprising zeroing out one or more bits within one or more said selected partial products in response to the control signal.

14. The method as recited in claim 12, further comprises adding said selected partial products without propagating carry bits across boundaries that define said vector components within said final product in response to the control signal indicates a vector operation.

15. The method as recited in claim 12, wherein said summing further comprises adding a compensation constant to said final product in response to the control signal indicates a vector operation.

16. The method as recited in claim 12, further comprising preventing carry bits from propagating across vector component boundaries in response to the control signal indicating a vector operation.

17. The method as recited in claim 16, further comprising rounding one or more of the vector components by summing them with at least a portion of one or more rounding constants, wherein said rounding is performed in parallel.

18. The method as recited in claim 16, further comprising summing the vector components of the final product if the final product is in vector form to product a vector dot product.

19. A multiplier capable of multiplying one pair of N-bit operands or X pairs of N/X-bit operands simultaneously, wherein N and X are positive integers, wherein the multiplier comprises:a multiplier input configured to receive a multiplier operand, wherein said multiplier operand comprises one N-bit value or X N/X-bit values; a multiplicand input configured to receive a multiplicand operand, wherein said multiplicand operand comprises one N-bit value or X N/X-bit values; a partial product generator coupled to said multiplicand input, wherein said partial product generator is configured to generate a plurality of partial products based upon said multiplicand operand; a selection logic unit coupled to said partial product generator and said multiplier input, wherein said selection logic unit is configured to select a plurality of partial products from said partial product generator based upon said multiplier operand; and an adder coupled to said selection logic unit, wherein said adder is configured to sum the partial products selected by said selection unit to form a final product, wherein said final product comprises either one 2N-bit value or X 2N/X-bit values.

20. The multiplier as recited in claim 19 further comprising a vector input configured to receive a control signal indicative of whether said multiplier is to perform vector multiplication.

21. The multiplier as recited in claim 20, further comprising a first plurality of multiplexers coupled to said vector input and said selection logic unit, wherein each multiplexer corresponds to a particular selected partial product, and wherein each multiplexer is configured to conditionally zero-out a predetermined number of the least significant bits within the corresponding partial product upon receiving an asserted control signal.

22. The multiplier as recited in claim 21, further comprising a second plurality of multiplexers coupled to said vector input and said selection logic unit, wherein each of said second plurality of multiplexers corresponds to a particular selected partial product, and wherein each of said second plurality of multiplexers is configured to sign extend a portion of the corresponding partial product upon receiving an asserted control signal.

23. A multiplier capable of vector multiplication and scalar multiplication comprising:input logic configured to receive a multiplier operand and a multiplicand operand, wherein said operands comprises one of two forms, wherein said first form is a vector comprising a plurality of packed binary vector component values; wherein said second form is a scalar value; a partial product generator coupled to said multiplicand input, wherein said partial product generator is configured to generate a plurality of partial products based upon said multiplicand operand; and an adder coupled to said partial product generator, wherein said adder is configured to sum the plurality of partial products generated by said partial product generator to form a final product, wherein said final product comprises one of said first and second forms.

24. The multiplier as recited in claim 23, further comprising a vector input configured to receive a control signal indicative of whether said multiplier is to perform vector multiplication.

25. The multiplier as recited in claim 24, further comprising a first plurality of multiplexers coupled to said vector input and said partial product generator, wherein each multiplexer corresponds to a particular partial product, and wherein each multiplexer is configured to conditionally zero-out a predetermined number of the least significant bits within the corresponding partial product upon receiving said control signal.

26. A method for operating a multiplier within a processor comprising:receiving a multiplier operand, a multiplicand operand, and a control signal as inputs from functional units within the microprocessor; calculating a number of partial products from said multiplicand operand using inverters and shifting logic; selecting partial products according to said multiplier operand; and summing the selected partial products to generate a final product, wherein said final product is in scalar form if said control signal indicates a scalar operation is to be performed, wherein said final product is in vector form and comprises a plurality of packed vector components if said control signal indicates that a vector operation is to be performed.

27. The method as recited in claim 26, further comprising zeroing out one or more bits within one or more said selected partial products if said control signal indicates that a vector operation is to be performed.

28. The method as recited in claim 26, wherein said summing comprises adding said selected partial products without propagating carry bits across boundaries that define said vector components within said final product if said control signal indicates that a vector operation is to be performed.

29. The method as recited in claim 26, wherein said summing further comprises adding a compensation constant to said final product if said control signal is configured indicates that a vector operation is to be performed.

30. The method as recited in claim 26 wherein said calculating and said selecting are performed according to an add-and-shift algorithm.

31. The method as recited in claim 26 wherein said calculating and said selecting are performed according to Booth's algorithm.

32. A processor comprising:a multiplier configured to multiply one pair of N-bit operands or 2 pairs of N/2-bit operands simultaneously, wherein N is a positive integer, wherein said multiplier comprises: a means for receiving a multiplier operand, wherein said multiplier operand comprises one N-bit value or 2 N/2-bit values; a means for receiving a multiplicand operand, wherein said multiplicand operand comprises one N-bit value or 2 N/2-bit values; a means for generating partial products coupled to said multiplicand input, wherein said means for generating partial products is configured to generate a plurality of partial products based upon said multiplicand operand; a means for selecting a plurality of partial products in response to said multiplier operand; and a means for adding coupled to said selection logic unit, wherein said means for adding is configured to sum the partial products selected by said selection unit to form a final product, wherein said final product comprises either one 2N-bit value or 2 N/2-bit values, wherein said means for adding is configured to sum a number of said partial products with a rounding constant in order to form said final product, wherein said final product comprises a plurality of vector component products, wherein each of said vector component products is logically divided into portions, and wherein one or more of said vector component portions are individually rounded in parallel.

33. The processor as recited in claim 32, wherein said multiplier is configured to multiply one pair of N-bit operands or X pairs of N/X-bit operands simultaneously, wherein X is a positive integer greater than 2.

34. The processor as recited in claim 32, further comprising a second adder coupled to said first adder, wherein said second adder is configured to sum said X 2N/X-bit values to form a vector dot product.

35. The processor as recited in claim 32, wherein said rounding constant is selected to round a predetermined number of most significant bits of each of said vector component portions.

36. The processor as recited in claim 35, wherein said rounding constant comprises an asserted bit in a bit position immediately preceding the predetermined number of most significant bits.