Becker, "Low Pressure Deposition of Doped SiO.sub.2 by Pyrolysis of Tetraethylorthosilicate (TEDS)", J. Electrochem. Soc: Solid-State Science and Technology; vol. 134, No. 11; 1987; pp. 2923-2931. |
Y. Ohata et al., "Dielectrically Isolated Intelligent Power Switch", IEEE 1987 Custom Integrated Circuits Conference, pp. 443-446. |
N. Yasuhara et al., "SOI Device Structures Implementing 650 V High Voltage Output Devices on VLSIs", IEEE, IEDM 1991, pp. 141-144. |
D. Widmann et al., "Technologie hochitegrierter Schaltungen", Springer-Verlag, pp. 80-83 & pp. 223-225. |
Japanese Abstract, "Semiconductor Device and Manufacture Thereof", 61-90442, E-436, Sep. 12, 1986, vol. 10/No. 268, pp. 247-250. |
Japanese Abstract, "Manufacture of Semiconductor Device", 62-76646, E-538 Sep. 8, 1987 vol. 11/No. 277, pp. 235-239. |
Japanese Abstract, "Formation of Interelement Isolation Region of Semiconductor Device", 4-134844, E-1254 Aug. 26, 1992, vol. 16/No. 403, pp. 241-243. |
K. Fujino et al., "Surface Modification of Base Materials for TEOS/O.sub.3 Atmospheric Pressure Chemical Vapor Deposition", 1046 Journal of the Electrochemical Society 139 (1992) Jun., No. 6, Manchester, NH, US, pp. 1690-1692. |
A. Nakagawa et al., "500V Lateral Double Gate Bipolar-Mode MOSFET (DGIGBT) Dielectrically Isolated by Silicon Wafer Direct-Bonding (DISDB)", Extended Abstracts of the 20th (1988 international) Conference on Solid State Devices and Materials, Tokyo, 1988, pp. 33-36. |
IBM Technical Disclosure Bulletin, "Sidewall Channel-Stop Doping For Deep-Trench Isolation of FET Devices", vol. 27, No. 10A, Mar. 1985, pp. 5501-5504. |