Wolf, S., et al, Silicon Processing for the VLSI Era; vol. 1 Process Technology, 1986, Lattice Press, p. 215. |
K. Fujino et al., "Surface Modification of Base Materials for TEOS/O.sub.3 Atmospheric Pressure Chemical Vapor Deposition", 1046 Journal of the Electrochemical Society 139 (1992)Jun., No. 6, Manchester, NH, US, pp. 1690-1692. |
A. Nakagawa et al., "500V Lateral Double Gate Bipolar-Mode MOSFET (DGIGBT) Dielectrically Isolated by Silicon Wafer Direct-Bonding(DISDB)", Extended Abstracts of the 20th (1988 international) Conference on Solid State Devices and Materials, Tokyo, 1988, pp. 33-36. |
D. Widmann et al., Technologie hochintegrierter Schaltungen, Spriner-Verlag, 1988, pp. 80-83 & pp. 223-225. |
IBM Technical Disclosure Bulletin, "Voidless Final Closure Process for Polysilicon Trench", vol. 28, No. 10, Mar. 1986, pp. 4594-4595. |
S. Nakajima et al., "An Isolation-Merged Vertical Capacitor Cell for Large Capacity Dram", IEDM 1984, pp. 240-243. |
IBM Technical Disclosure Bulletin, "Sidewall Channel-Stop Doping for Deep-Trench Isolation of Fet Devices", vol. 27, No. 10A, Mar. 1985, pp. 5501-5504. |
Y. Ohata et al., "Dielectrically Isolated Intelligent Power Switch", IEEE 1987 Custom Integrated Circuits Conference, pp. 443-446. |
N. Yasuhara et al., "SOI Device Structures Implementing 650 V High Voltage Output Devices on VLSIs", IEDM 91-141, pp. 6.1.2-6.1.4 (1991). |
A. Nakagawa et al., "New 500V Output Device Structures for Thin Silicon Layer on Silicon Dioxide Film", Proceeding of 1990 International Symposium of Power Semiconductor Devices & icS tOKYO, pp. 97-101 (1990). |
S. Fisher et al., ECS, Ext. Abstr., vol. 99-2 (1992), p. 381. |