Claims
- 1. A process for planarizing an integrated circuit structure in an apparatus which comprises:
- (a) depositing a first layer of an insulating material over said integrated circuit structure in a chemical vapor deposition zone in said apparatus;
- (b) depositing over said insulating layer a flowable inorganic planarizing layer at a temperature high enough to permit said inorganic planarizing material to flow as it is deposited; and
- (c) dry etching said flowable inorganic planarizing layer in an etching zone in said apparatus to planarize said structure and until substantially all of said inorganic planarizing layer has been removed.
- 2. A process according to claim 1 wherein said inorganic planarizing layer is capable of being etched at about the same rate as said insulating layer.
- 3. A process according to claim 1 wherein said inorganic planarizing layer is a glass.
- 4. A process according to claim 1 wherein said insulating material is silicon oxide.
- 5. A process according to claim 1 wherein said integrated circuit structure having said insulating layer and said planarizing layer thereon is transferred to an etching zone without exposing said integrated circuit structure to the ambient atmosphere.
- 6. A process according to claim 1 wherein said integrated circuit structure having said insulating layer and said planarizing layer thereon is transferred to an etching zone in said apparatus without exposing said integrated circuit structure to the ambient atmosphere.
- 7. A process according to claim 1 wherein both said insulating layer and said planarizing layer are deposited sequentially in a chemical vapor deposition zone of said apparatus.
- 8. A process according to claim 1 wherein both said insulating layer and said planarizing layer are deposited sequentially in a chemical vapor deposition zone of said apparatus; and said integrated circuit structure having said insulating layer and said planarizing layer thereon is thereafter transferred to an etching zone in said apparatus without exposing said integrated circuit structure to the ambient atmosphere.
- 9. A process for planarizing an integrated circuit structure in an apparatus which comprises:
- (a) depositing a first layer of a silicon oxide insulating materials over said integrated circuit structure in a chemical vapor deposition zone in said apparatus;
- (b) then depositing over said silicon oxide insulating layer a flowable inorganic glass planarizing layer in a chemical vapor deposition zone in said apparatus at a temperature high enough to permit said inorganic planarizing material to flow as it is deposited, said flowable inorganic glass planarizing layer being capable of being etched at about the same rate as said silicon oxide insulating layer;
- (c) transferring said integrated circuit structure having said insulating layer and said planarizing layer thereon to an etching zone without exposing said integrated circuit structure to the ambient atmosphere; and
- (d) dry etching said flowable inorganic planarizing layer in an etching zone in said apparatus to planarize said structure and until substantially all of said inorganic planarizing layer has been removed.
CROSS REFERENCE TO RELATED APPLICATIONS
This application is a continuation of Marks et al. Ser. No. 07/644,853, filed Jan. 22, 1991 now U.S. Pat. No. 5,112,776 as a continuation of Marks et al. Ser. No. 07/541,449, filed Jun. 21, 1990, abandoned as a continuation of Marks et al. Ser. No. 07/269,508, filed Nov. 10, 1988, abandoned.
US Referenced Citations (9)
Foreign Referenced Citations (9)
Number |
Date |
Country |
0023146 |
Jul 1980 |
EPX |
0049400 |
Sep 1981 |
EPX |
0062722 |
Dec 1981 |
EPX |
0098687 |
May 1983 |
EPX |
56-48140 |
May 1981 |
JPX |
56-076548 |
Jun 1981 |
JPX |
59-044831 |
Mar 1984 |
JPX |
61-260639 |
Nov 1986 |
JPX |
923338 |
Apr 1959 |
GBX |
Non-Patent Literature Citations (3)
Entry |
"2244 Research Disclosure", Dec., 1989, No. 308, New York. |
Smith, Gregory, et al., "Sidewall-Tapered Oxide by Plasma-Enhanced Chemical Vapor Deposition", Journal of the Electrochemical Society, vol. 132, No. 11, Nov., 1985, pp. 2721-2725. |
Spindler, O., et al., "In Situ Planarization of Intermetal Dielectrics; Process Steps: Degree of Planarization and Film Properties", 2194 Thin Solid Films, vol. 175, No. 1 Aug., 1989, pp. 67-72. |
Continuations (3)
|
Number |
Date |
Country |
Parent |
644853 |
Jan 1991 |
|
Parent |
541449 |
Jun 1990 |
|
Parent |
269508 |
Nov 1988 |
|