Rothman et al., "Process for Forming Tapered Vias in SiO.sub.2 by Reactive Ion Etching", Extended Abstracts, vol. 80-1 (1980 May), Abstract No. 110, pp. 289-290. |
Koste et al., "Via Profiling by Plasma Etching with Varying Ion Energy", IBM Technical Disclosure Bulletin, vol. 22, No. 7, Dec. 1979, pp. 2737-2738. |
Tove, "Methods of Avoiding Edge Effects on Semiconductor Diodes", Review Article, J. Phys. D: Appl. Phys., 15(1982), pp. 517-536. |
Tihanyi, "Integrated Power Devices", IEDM-82, pp. 6-10. |
Stengl et al., "Variation of Lateral Doping-A New Concept to Avoid High Voltage Breakdown of Planar Junctions", IEDM-85, pp. 154-157. |
Ephrath, "Dry Etching for VLSI-A Review", J. Electrochem. Soc.: Reviews and News, Mar. 1982, vol. 129, No. 3, pp. 62C-65C. |