Claims
- 1. A method for producing a foil circuit board, said foil circuit board including a plurality of flexible electrically non-conductive and flexible electrically conductive layers, said plurality of electrically non-conductive and electrically conductive layers being laminated together to form said foil circuit board, said non-conductive layers being positioned between said conductive layers and two of said flexible conductive layers being outermost surface layers, said board including flexible areas and rigid areas, said method comprising a step of etching said board to remove at least part of one of said outermost surface layers and an adjacent, underlying non-conductive layer.
- 2. The method according to claim 1, wherein an adhesive coating (3.1) is applied between at least one of said outermost surface layers (1.2) and at least one of said adjacent, underlying non-conductive layers, and during said etching step, said at least one of said adjacent, underlying non-conductive layers is at least partially removed from said flexible areas (f).
- 3. The method according to claim 1, wherein the flexible areas and contacting holes, which extend through at least one of the outermost surface layers are simultaneously formed in said etching steep.
CROSS-REFERENCE TO RELATED APPLICATIONS
The present application is a division of U.S. patent application Ser. No. 08/556,921 filed Nov. 21, 1995, now U.S. Pat. No. 6,162,996, which is a 371 of PCT/CH94/00062, filed Mar. 23, 1994.
US Referenced Citations (13)
Foreign Referenced Citations (6)
Number |
Date |
Country |
3302857 A1 |
Aug 1984 |
DE |
4249026 |
Mar 1993 |
DE |
534290 |
Mar 1993 |
EP |
575292 |
Dec 1993 |
EP |
0025225 |
Aug 1979 |
JP |
WO 9326143 |
|
WO |