Japanese Patent Abstract No. 53-64668 (Katou), dated Dec. 8, 1979. |
“Thin Film Processes”, Vossen et al., Academic Press New York, 1978, pp. 538-543. |
“Calculations On Depositions And Redeposition In Plasma Etch Process”, Hübner, J. Electrochem. Soc., vol. 139, No. 11, Nov. 1992, pp. 3302-3309. |
“Profile Simulation Of Plasma Enhanced And ECR Oxide Deposition With Sputtering”, Chang et al., IEDM 93-853, 1993 IEEE, 35.1.1-35.1.1; (No Month). |
“High-K Dielectric Materials For DRAM Capacitors”, David E. Kotecki, Semiconductor International, Nov. 1996. |
“A Buried Capacitor Cell With Bonded SOI For 256-Mbit and !-Gbit DRAMs”, Nishihara et al., Solid State Technology, Jun. 1994, pp. 89-94. |
“Crown-Shaped Stacked-Capacitor Cell For 1.5V Operation 64-Mb DRAM's”, Kaga et al., IEEE Transactions On Electron Devices, vol. 38, No. 2,Feb. 1991, pp. 255-261. |