A. Kawashima et al., “Precise Etching of a Polymetal Gate Structure for 0.13 μm Devices”, LSI Business & Technology Development Group, Core Technology & Network Company, Sony Corporation, pp. 12-17. |
E. Kobeda et al., “Fabrication of Tungsten Local Interconnect for VLSI Bipolar Technology”, J. Electrochem. Soc., vol. 140, No. 10., pp. 3007-3013 (1993). |
S. Pan et al., “Decoupled Plasma Source Technology: Process Region Choices for Silicide Etching”, Jpn. J. Appl. Phys., vol. 36, Part 1, No. 4B, pp. 2514-2520 (1997). |
S. Tabara et al., “WSi2/Poly-Si Gate Etching Using a TiON Hard Mask”, Jpn. J. Appl. Phys., vol. 37, Part 1, No. 4B, pp. 2354-2358 (1998). |
U.S. Patent Application Serial No. 09/401,603, of Nallan et al., filed Sep. 22, 1999. |