Methods of controlling morphology during epitaxial layer formation

Information

  • Patent Grant
  • 7588980
  • Patent Number
    7,588,980
  • Date Filed
    Monday, July 30, 2007
    17 years ago
  • Date Issued
    Tuesday, September 15, 2009
    15 years ago
Abstract
A first aspect of the invention provides a method of selectively forming an epitaxial layer on a substrate. The method includes heating the substrate to a temperature of less than about 800° C. and employing both silane and dichlorosilane as silicon sources during epitaxial film formation. Numerous other aspects are provided.
Description
FIELD OF THE INVENTION

The present invention relates to semiconductor device manufacturing, and more particularly to methods of controlling morphology during epitaxial layer formation.


BACKGROUND

As smaller transistors are manufactured, ultra shallow source/drain junctions are becoming more challenging to produce. Generally, sub-100 nm CMOS (complementary metal-oxide semiconductor) devices require a junction depth to be less than 30 nm. Selective epitaxial deposition is often utilized to form epilayers of silicon-containing materials (e.g., Si, SiGe and SiC) into the junctions. Generally, selective epitaxial deposition permits growth of epilayers on silicon moats with no growth on dielectric areas. Selective epitaxy can be used within semiconductor devices, such as elevated source/drains, source/drain extensions, contact plugs or base layer deposition of bipolar devices.


Generally, a selective epitaxy process involves a deposition reaction and an etch reaction. The deposition and etch reactions occur simultaneously with relatively different reaction rates to an epitaxial layer and to a polycrystalline layer. During the deposition process, the epitaxial layer is formed on a monocrystalline surface while a polycrystalline layer is deposited on at least a second layer, such as an existing polycrystalline layer and/or an amorphous layer. However, the deposited polycrystalline layer is generally etched at a faster rate than the epitaxial layer. Therefore, by changing the concentration of an etchant gas, the net selective process results in deposition of epitaxy material and limited, or no, deposition of polycrystalline material. For example, a selective epitaxy process may result in the formation of an epilayer of silicon-containing material on a monocrystalline silicon surface while no deposition is left on a spacer region.


Selective epitaxy deposition of silicon-containing materials has become a useful technique during formation of elevated source/drain and source/drain extension features, for example, during the formation of silicon-containing MOSFET (metal oxide semiconductor field effect transistor) devices. Source/drain extension features are manufactured by etching a silicon surface to make a recessed source/drain feature and subsequently filling the etched surface with a selectively grown epilayer, such as a silicon germanium (SiGe) material. Selective epitaxy permits near complete dopant activation with in-situ doping, so that the post annealing process is omitted. Therefore, junction depth can be defined accurately by silicon etching and selective epitaxy. On the other hand, the ultra shallow source/drain junction inevitably results in increased series resistance. Also, junction consumption during silicide formation increases the series resistance even further. In order to compensate for junction consumption, an elevated source/drain is epitaxially and selectively grown on the junction. Typically, the elevated source/drain layer is undoped silicon.


However, current selective epitaxy processes have some drawbacks. In order to maintain selectivity during present epitaxy processes, chemical concentrations of the precursors, as well as reaction temperatures must be regulated and adjusted throughout the deposition process. If not enough silicon precursor is administered, then the etching reaction may dominate and the overall process is slowed down. Also, harmful over etching of substrate features may occur. If not enough etchant precursor is administered, then the deposition reaction may dominate reducing the selectivity to form monocrystalline and polycrystalline materials across the substrate surface. Also, current selective epitaxy processes usually require a high reaction temperature, such as about 800° C., 1,000° C. or higher. Such high temperatures are not desirable during a fabrication process due to thermal budget considerations and possible uncontrolled nitridation reactions to the substrate surface.


Therefore, there is a need to have a process for selectively and epitaxially depositing silicon and silicon-containing compounds with optional dopants. Furthermore, the process should be versatile to form silicon-containing compounds with varied elemental concentrations while having a fast deposition rate, smooth surface morphology and maintaining a process temperature, such as about 800° C. or less, and preferably about 700° C. or less.


SUMMARY OF INVENTION

A first aspect of the invention provides a method of selectively forming an epitaxial layer on a substrate. The method includes heating the substrate to a temperature of less than about 800° C. and employing both silane and dichlorosilane as silicon sources during selective epitaxial film formation.


In another aspect of the invention a method of selectively forming an epitaxial layer on a substrate is provided. The method includes at least one deposition step and at least one etching step which are alternated. The method includes heating the substrate to a temperature of less than about 800° C. The deposition step employs both silane and dichlorosilane as silicon sources. Each of the silicon source gases are flowed at a rate from about 10 to 100 sccm at a chamber pressure of about 5 to 50 Torr. The etching step includes flowing at least one of hydrogen chloride and chlorine.


In another aspect of the invention, a method of forming an epitaxial layer on a substrate is provided. The method includes (1) heating the substrate to a temperature of less than about 800° C.; and (2) performing a selective epitaxial film formation process on the substrate so as to form the epitaxial layer by employing both silane and dichlorosilane as silicon sources during the selective epitaxial film formation process. A ratio of silane to dichlorosilane is greater than 1. Numerous other aspects are provided.


Other features and aspects of the present invention will become more fully apparent from the following detailed description, the appended claims and the accompanying drawings.





DESCRIPTION OF DRAWINGS


FIG. 1 is a flowchart of a first exemplary method for forming an epitaxial film in accordance with the present invention.



FIG. 2 is a flowchart of a second exemplary method for forming an epitaxial film in accordance with the present invention.





DETAILED DESCRIPTION

During a selective epitaxial growth process on a silicon substrate patterned with dielectric films, formation of single-crystal semiconductor occurs only on the exposed silicon surfaces (e.g., not on the dielectric surfaces). Selective thickness is defined as the maximum film thickness obtained on the silicon surfaces prior to the onset of film growth or nucleation on the dielectric surfaces.


Selective epitaxial growth processes may include simultaneous etch-deposition processes as well as alternating gas supply processes. In a simultaneous etch-deposition process, both etchant species and deposition species are flowed simultaneously. As such, an epitaxial layer is simultaneously deposited and etched during its formation.


U.S. patent application Ser. No. 11/001,774, filed Dec. 1, 2004, describes an alternating gas supply (AGS) process for forming epitaxial layers on a substrate. During an AGS process, an epitaxial deposition process is conducted on a substrate, and then an etching process is conducted on the substrate. The cycle of an epitaxial deposition process followed by an etching process is repeated until a desired thickness of an epitaxial layer is formed.


An alternative precursor for selective silicon epitaxy at deposition temperatures less than 800° C. is silane (SiH4). At such lower temperatures, SiH4 has a higher growth rate than dichlorosilane (DCS). However, the present inventors have observed that an SiH4-based process may introduce morphology issues (e.g., surface roughness or pitting).


In at least one embodiment of the invention, observed morphology issues associated with the use of SiH4 may be reduced and/or eliminated by employing both SiH4 and DCS (e.g., by mixing SiH4 and DCS during film growth). This approach is believed to alter the diffusion mechanism on the film's surface, allowing greater morphology control.


In some embodiments, the present invention may be employed with the AGS process described in U.S. patent application Ser. No. 11/001,774, filed Dec. 1, 2004, although the present invention may be used with other selective epitaxial processes.


Silicon epitaxial films formed using a selective process with only SiH4 as a silicon source (e.g., during an AGS process) were found to have surfaces that are rough and pitted. Silicon epitaxial films formed using a selective process with both SiH4 and DCS as silicon sources (e.g., during an AGS process) were found to have improved film morphology, such as improved surface smoothness (e.g., without pitting). Unlike other approaches such as a post-deposition smoothing step, the use of SiH4 and DCS allows for in-situ control of film morphology (e.g., during epitaxial film formation) without additional process steps.


In some embodiments, an example of a process which may use a silicon source as described above may include about 10 sccm to about 100 sccm of silane. In addition, the silicon source may include about 10 sccm to about 100 sccm of dichlorosilane. In this example, during a deposition cycle in an AGS process, a chamber pressure in a range of about 5 Torr to about 50 Torr with a deposition time of about 2 to 250 seconds, and more preferably about 5 to 10 seconds and a temperature in a range between about 700° C. and about 750° C. may be employed. In some embodiments, an SiH4 to DCS ratio of greater than 1 may be employed, such as 2:1, 3:1, 4:1, 5:1, 7:1, 10:1, etc., (SiH4:DCS). After the deposition cycle, an etchant process may be employed, for example, with about 50 sccm to about 500 sccm of hydrogen chloride (HCl) as the etchant, a chamber pressure of about 5 Torr to about 100 Torr with a deposition time of about 2 to 250 seconds, and more preferably about 5 to 10 seconds, and a temperature in a range between about 700° C. and about 750° C. After the etch cycle, a purge cycle may be conducted for about 10 seconds at a pressure of about 5 to about 50 Torr at a temperature in a range between about 700° C. and about 750° C. Other process times, temperatures and/or flow rates may be used during deposition, etching and/or purging. For example, chlorine (Cl2) or a combination of Cl2 and HCl may be employed during each etch step as described in U.S. patent application Ser. No. 11/227,974, filed Sep. 14, 2005.



FIG. 1 is a flowchart of a first exemplary method 100 for forming an epitaxial film in accordance with the present invention. With reference to FIG. 1, in step 101, a substrate is loaded into a process chamber and is heated to a temperature of about 800° C. or less. In some embodiments, a lower temperature range may be used during epitaxial film formation, such as less than 750° C., less than 700° C. or less than 650° C.


In step 102, silane and dichlorosilane are flowed into the process chamber, along with a suitable carrier gas and/or dopant(s) so as to form an epitaxial film on the substrate. In some embodiments, one or more etchant gases such as HCl, Cl2, a combination of HCl and Cl2, etc., may be flowed at the same time as the silicon source gasses (e.g., during a simultaneous deposition-etch process). In other embodiments, a separate etchant step may be employed following deposition (e.g., during an AGS process). Deposition and etching are continued until the desired epitaxial film thickness is achieved. In some embodiments, an SiH4 to DCS ratio of greater than 1 may be employed, such as 2:1, 3:1, 4:1, 5:1, 7:1, 10:1, etc., (SiH4:DCS). Other silicon source ratios may be used.



FIG. 2 is a flowchart of a second exemplary method 200 for forming an epitaxial film in accordance with the present invention. With reference to FIG. 2, in step 201, a substrate is loaded into a process chamber and is heated to a temperature of about 800° C. or less. In some embodiments, a lower temperature range may be used during epitaxial film formation, such as less than 750° C., less than 700° C. or less than 650° C.


In step 202, silane and dichlorosilane are flowed into the process chamber, along with a suitable carrier gas and/or dopant(s) so as to form an epitaxial film on the substrate. In some embodiments, about 10 sccm to about 100 sccm of silane may be employed, as may be about 10 sccm to about 100 sccm of dichlorosilane. A pressure in a range of about 5 Torr to about 50 Torr may be employed. Deposition may be performed for about 2 to 250 seconds, and more preferably about 5 to 10 seconds. In some embodiments, an SiH4 to DCS ratio of greater than 1 may be employed, such as 2:1, 3:1, 4:1, 5:1, 7:1, 10:1, etc., (SiH4:DCS). Other flow rates, pressures, temperatures, times and/or SiH4:DCS ratios may be used.


In step 203, an etchant gas such as HCl and/or Cl2 is flowed into the process chamber, along with a suitable carrier gas so as to etch material deposited during step 202. For example, the substrate may be etched with about 50 sccm to about 500 sccm of hydrogen chloride (HCl) as the etchant at a chamber pressure of about 5 Torr to about 100 Torr for about 2 to 250 seconds, and more preferably about 5 to 10 seconds. Other etchants, flow rates, pressures and/or times may be used.


In step 204, after the etch cycle, a purge cycle may be conducted for about 2 to 250 seconds, and more preferably about 5 to 10 seconds. Other purge times may be used.


In step 205, a determination is made whether the desired epitaxial film thickness has been reached. If so, the process ends in step 206; otherwise, the process returns to step 202 to deposit additional epitaxial material on the substrate.


The foregoing description discloses only exemplary embodiments of the invention. Modifications of the above disclosed apparatus and methods which fall within the scope of the invention will be readily apparent to those of ordinary skill in the art. For instance, a lower temperature range may be used during epitaxial film formation, such as less than 750° C., less than 700° C. or less than 650° C.


Accordingly, while the present invention has been disclosed in connection with exemplary embodiments thereof, it should be understood that other embodiments may fall within the spirit and scope of the invention, as defined by the following claims.

Claims
  • 1. A method of forming an epitaxial layer comprising: providing a substrate;heating the substrate to a temperature of less than about 800° C.;performing a selective epitaxial film formation process comprising at least one deposition step and at least one etching step:wherein the deposition step and etching step are alternated;wherein the deposition step includes flowing silane and dichlorosilane each at a flow rate from about 10 to 100 sccm at a deposition pressure from about 5 to 50 Torr; andwherein the etching step includes flowing at least one of hydrogen chloride and chlorine.
  • 2. The method of forming an epitaxial layer of claim 1 wherein the selective epitaxial film formation processes further comprises at least one purging step.
  • 3. The method of forming an epitaxial layer of claim 1 wherein heating the substrate comprises heating the substrate to a temperature of less than about 750° C.
  • 4. The method of forming an epitaxial layer of claim 1 wherein heating the substrate comprises heating the substrate to a temperature of less than about 700° C.
  • 5. The method of forming an epitaxial layer claim 1 wherein heating the substrate comprises heating the substrate to a temperature of less than about 650° C.
  • 6. A method of forming an epitaxial layer comprising: providing a substrate;heating the substrate to a temperature of less than about 800° C.; andperforming a selective epitaxial film formation process on the substrate so as to form the epitaxial layer by employing both silane and dichlorosilane as silicon sources during the selective epitaxial film formation process;wherein a ratio of silane to dichlorosilane is greater than 1.
  • 7. The method of forming an epitaxial layer of claim 6 wherein the ratio of silane to dichlorosilane is greater than 2.
  • 8. The method of forming an epitaxial layer of claim 7 wherein the ratio of silane to dichlorosilane is greater than 5.
  • 9. A method of forming an epitaxial layer comprising: providing a substrate;heating the substrate to a temperature of less than about 800° C.; andperforming a selective epitaxial film formation process on the substrate so as to form the epitaxial layer by employing both silane and dichlorosilane as silicon sources during the selective epitaxial film formation process;wherein performing the selective epitaxial film formation process comprises: flowing silane and dichlorosilane; andflowing an etching gas that includes at least one of hydrogen chloride (HCl) and chlorine (Cl2).
  • 10. The method of forming an epitaxial layer of claim 9, further comprising performing a deposition step followed by an etching step.
  • 11. The method of forming an epitaxial layer of claim 9 wherein heating the substrate comprises heating the substrate to a temperature of less than about 750° C.
  • 12. The method of claim 9 wherein heating the substrate comprises heating the substrate to a temperature of less than about 700° C.
  • 13. The method of claim 9 wherein heating the substrate comprises heating the substrate to a temperature of less than about 650° C.
  • 14. A method of forming an epitaxial layer comprising: providing a substrate;heating the substrate to a temperature of less than about 800° C.; andperforming a selective epitaxial film formation process on the substrate so as to form the epitaxial layer by employing both silane and dichlorosilane as silicon sources during the selective epitaxial film formation process;wherein performing the selective epitaxial film formation process comprises performing a deposition step followed by an etching step;wherein performing the deposition step includes providing a flow of silane and a flow of dichlorosilane; andwherein performing the deposition step includes flowing silane and dichlorosilane for up to about 10 seconds.
  • 15. The method of forming an epitaxial layer of claim 14 wherein heating the substrate comprises heating the substrate to a temperature of less than about 750° C.
  • 16. The method of claim 14 wherein heating the substrate comprises heating the substrate to a temperature of less than about 700° C.
  • 17. The method of claim 14 wherein heating the substrate comprises heating the substrate to a temperature of less than about 650° C.
  • 18. A method of forming an epitaxial layer comprising: providing a substrate;heating the substrate to a temperature of less than about 800° C.; andperforming a selective epitaxial film formation process on the substrate so as to form the epitaxial layer by employing both silane and dichlorosilane as silicon sources during the selective epitaxial film formation process;wherein performing the selective epitaxial film formation process comprises performing a deposition step followed by an etching step;wherein performing the etching step includes flowing an etching gas that includes at least one of hydrogen chloride (HCl) and chlorine (Cl2); andwherein the etching step includes flowing etching gas for up to about 10 seconds.
  • 19. The method of forming an epitaxial layer of claim 18 wherein heating the substrate comprises heating the substrate to a temperature of less than about 750° C.
  • 20. The method of claim 18 wherein heating the substrate comprises heating the substrate to a temperature of less than about 700° C.
  • 21. The method of claim 18 wherein heating the substrate comprises heating the substrate to a temperature of less than about 650° C.
CROSS REFERENCE TO RELATED APPLICATIONS

The present application claims priority from U.S. Provisional Patent Application Ser. No. 60/820,956, filed Jul. 31, 2006, which is hereby incorporated by reference herein in its entirety. The present application is related to the following co-pending applications, each of which is hereby incorporated by reference herein in its entirety: U.S. patent application Ser. No. 11/001,774, filed Dec. 1, 2004; and U.S. patent application Ser. No. 11/227,974, filed Sep. 14, 2005.

US Referenced Citations (192)
Number Name Date Kind
3675619 Burd Jul 1972 A
4429324 Wilkens Jan 1984 A
4834831 Nishizawa et al. May 1989 A
5112439 Reisman et al. May 1992 A
5236545 Pryor Aug 1993 A
5273930 Steele et al. Dec 1993 A
5288658 Ishihara Feb 1994 A
5294286 Nishizawa et al. Mar 1994 A
5360760 Hayashi Nov 1994 A
5372860 Fehlner et al. Dec 1994 A
5374570 Nasu et al. Dec 1994 A
5469806 Mochizuki et al. Nov 1995 A
5480818 Matsumoto et al. Jan 1996 A
5503875 Imai et al. Apr 1996 A
5521126 Okamura et al. May 1996 A
5527733 Nishizawa et al. Jun 1996 A
5674304 Fukada et al. Oct 1997 A
5693139 Nishizawa et al. Dec 1997 A
5796116 Nakata et al. Aug 1998 A
5807792 Ilg et al. Sep 1998 A
5849092 Xi et al. Dec 1998 A
5906680 Meyerson May 1999 A
5916365 Sherman Jun 1999 A
6019839 Achutharaman et al. Feb 2000 A
6025627 Forbes et al. Feb 2000 A
6042654 Comita et al. Mar 2000 A
6055927 Shang et al. May 2000 A
6110291 Haruta et al. Aug 2000 A
6124158 Dautartas et al. Sep 2000 A
6144060 Park et al. Nov 2000 A
6159852 Nuttall et al. Dec 2000 A
6177717 Chantre et al. Jan 2001 B1
6200893 Sneh Mar 2001 B1
6207487 Kim et al. Mar 2001 B1
6228728 Furukawa et al. May 2001 B1
6232196 Raaijmakers et al. May 2001 B1
6270572 Kim et al. Aug 2001 B1
6284646 Leem Sep 2001 B1
6284686 Marlor Sep 2001 B1
6287965 Kang et al. Sep 2001 B1
6291319 Yu et al. Sep 2001 B1
6305314 Sneh et al. Oct 2001 B1
6335280 van der Jeugd Jan 2002 B1
6342277 Sherman Jan 2002 B1
6348420 Raaijmakers et al. Feb 2002 B1
6352945 Matsuki et al. Mar 2002 B1
6358829 Yoon et al. Mar 2002 B2
6383955 Matsuki et al. May 2002 B1
6391785 Satta et al. May 2002 B1
6391803 Kim et al. May 2002 B1
6399491 Jeon et al. Jun 2002 B2
6410463 Matsuki Jun 2002 B1
6451119 Sneh et al. Sep 2002 B2
6458718 Todd Oct 2002 B1
6462367 Marsh et al. Oct 2002 B2
6468924 Lee et al. Oct 2002 B2
6489241 Thilderkvist et al. Dec 2002 B1
6492283 Raaijmakers et al. Dec 2002 B2
6511539 Raaijmakers Jan 2003 B1
6534395 Werkhoven et al. Mar 2003 B2
6544900 Raaijmakers et al. Apr 2003 B2
6559520 Matsuki et al. May 2003 B2
6562720 Thilderkvist et al. May 2003 B2
6576535 Drobny et al. Jun 2003 B2
6590344 Tao et al. Jul 2003 B2
6620670 Song et al. Sep 2003 B2
6630413 Todd Oct 2003 B2
6632279 Ritala et al. Oct 2003 B1
6653212 Yamanaka et al. Nov 2003 B1
6656812 Marty et al. Dec 2003 B1
6776841 Pyi Aug 2004 B2
6797558 Nuttall et al. Sep 2004 B2
6821825 Todd Nov 2004 B2
6998305 Arena et al. Feb 2006 B2
7045840 Tamai May 2006 B2
7121286 Nakao Oct 2006 B2
7230274 O'Loughlin et al. Jun 2007 B2
7235492 Samoilov Jun 2007 B2
7312128 Kim Dec 2007 B2
7353841 Kono et al. Apr 2008 B2
7354821 Chung et al. Apr 2008 B2
7361563 Shin et al. Apr 2008 B2
7438760 Bauer et al. Oct 2008 B2
20010000866 Sneh et al. May 2001 A1
20010020712 Raaijmakers et al. Sep 2001 A1
20010024387 Raaijmakers et al. Sep 2001 A1
20010024871 Yagi Sep 2001 A1
20010028924 Sherman Oct 2001 A1
20010034123 Jeon et al. Oct 2001 A1
20010041250 Werkhoven et al. Nov 2001 A1
20010046567 Matsuki et al. Nov 2001 A1
20010055672 Todd Dec 2001 A1
20020000598 Kang et al. Jan 2002 A1
20020016084 Todd Feb 2002 A1
20020022347 Park et al. Feb 2002 A1
20020031618 Sherman Mar 2002 A1
20020047151 Kim et al. Apr 2002 A1
20020060363 Xi et al. May 2002 A1
20020074588 Lee Jun 2002 A1
20020076837 Hujanen et al. Jun 2002 A1
20020090818 Thilderkvist et al. Jul 2002 A1
20020093042 Oh et al. Jul 2002 A1
20020098627 Pomarede et al. Jul 2002 A1
20020117399 Chen et al. Aug 2002 A1
20020145168 Bojarczuk, Jr. et al. Oct 2002 A1
20020155722 Satta et al. Oct 2002 A1
20020168868 Todd Nov 2002 A1
20020172768 Endo et al. Nov 2002 A1
20020173113 Todd Nov 2002 A1
20020173130 Pomerede et al. Nov 2002 A1
20020197831 Todd et al. Dec 2002 A1
20020197881 Ramdani et al. Dec 2002 A1
20030013320 Kim et al. Jan 2003 A1
20030015764 Raaijmakers et al. Jan 2003 A1
20030022528 Todd Jan 2003 A1
20030032281 Werkhoven et al. Feb 2003 A1
20030036268 Brabant et al. Feb 2003 A1
20030049942 Haukka et al. Mar 2003 A1
20030060057 Raaijmakers et al. Mar 2003 A1
20030066486 Zheng et al. Apr 2003 A1
20030072884 Zhang et al. Apr 2003 A1
20030072975 Shero et al. Apr 2003 A1
20030079677 Pyi May 2003 A1
20030082300 Todd et al. May 2003 A1
20030089308 Raaijmakers May 2003 A1
20030089942 Bhattacharyya May 2003 A1
20030101927 Raaijmakers Jun 2003 A1
20030106490 Jallepally et al. Jun 2003 A1
20030108674 Chung et al. Jun 2003 A1
20030116804 Visokay et al. Jun 2003 A1
20030124262 Chen et al. Jul 2003 A1
20030129826 Werkhoven et al. Jul 2003 A1
20030143841 Yang et al. Jul 2003 A1
20030160277 Bhattacharyya Aug 2003 A1
20030162370 Sukegawa et al. Aug 2003 A1
20030166318 Zheng et al. Sep 2003 A1
20030172872 Thakur et al. Sep 2003 A1
20030173586 Moriwaki et al. Sep 2003 A1
20030185980 Endo Oct 2003 A1
20030186561 Law et al. Oct 2003 A1
20030188682 Tois et al. Oct 2003 A1
20030189208 Law et al. Oct 2003 A1
20030189232 Law et al. Oct 2003 A1
20030190423 Yang et al. Oct 2003 A1
20030190497 Yang et al. Oct 2003 A1
20030194853 Jeon Oct 2003 A1
20030198754 Xi et al. Oct 2003 A1
20030207555 Takayanagi et al. Nov 2003 A1
20030213560 Wang et al. Nov 2003 A1
20030213977 Toyoda et al. Nov 2003 A1
20030215570 Seutter et al. Nov 2003 A1
20030216981 Tillman Nov 2003 A1
20030224566 Clampitt et al. Dec 2003 A1
20030232554 Blum et al. Dec 2003 A1
20030235961 Metzner et al. Dec 2003 A1
20040007747 Visokay et al. Jan 2004 A1
20040009307 Koh et al. Jan 2004 A1
20040009675 Eissa et al. Jan 2004 A1
20040016973 Rotondaro et al. Jan 2004 A1
20040023462 Rotondaro et al. Feb 2004 A1
20040033674 Todd Feb 2004 A1
20040033698 Lee et al. Feb 2004 A1
20040043149 Gordon et al. Mar 2004 A1
20040043569 Ahn et al. Mar 2004 A1
20040053484 Kumar et al. Mar 2004 A1
20040171238 Arena et al. Sep 2004 A1
20040175950 Puppo et al. Sep 2004 A1
20040182423 Nakao Sep 2004 A1
20040226911 Dutton et al. Nov 2004 A1
20040235229 Hokazono Nov 2004 A1
20040253776 Hoffmann et al. Dec 2004 A1
20050054171 Chu et al. Mar 2005 A1
20050093154 Kottantharayil et al. May 2005 A1
20050170604 Orlowski et al. Aug 2005 A1
20050191866 Powell Sep 2005 A1
20050241671 Dong et al. Nov 2005 A1
20050263795 Choi et al. Dec 2005 A1
20050266692 Brask Dec 2005 A1
20050277272 Singh et al. Dec 2005 A1
20060057821 Lee et al. Mar 2006 A1
20060115933 Ye et al. Jun 2006 A1
20060115934 Kim et al. Jun 2006 A1
20060166414 Carlson et al. Jul 2006 A1
20060234504 Bauer et al. Oct 2006 A1
20060260538 Ye et al. Nov 2006 A1
20070108450 O'Loughlin et al. May 2007 A1
20070117414 Moffatt May 2007 A1
20070259112 Ishikawa Nov 2007 A1
20070286956 Samoilov Dec 2007 A1
20080022924 Kim Jan 2008 A1
20080026549 Kim et al. Jan 2008 A1
20080044932 Samoilov Feb 2008 A1
Foreign Referenced Citations (40)
Number Date Country
1 150 345 Oct 2001 EP
1 598 881 Nov 2005 EP
2 355 727 May 2001 GB
58-097917 Jun 1983 JP
62-171999 Jul 1987 JP
63-062313 Mar 1988 JP
01-143221 Jun 1989 JP
01-270593 Oct 1989 JP
02-172895 Jul 1990 JP
03-286522 Dec 1991 JP
05-047665 Feb 1993 JP
05-102189 Apr 1993 JP
05-251339 Sep 1993 JP
06-196809 Jul 1994 JP
07300649 Nov 1995 JP
2001-111000 Apr 2001 JP
2001-172767 Jun 2001 JP
2001-189312 Jul 2001 JP
WO 9820524 May 1998 WO
WO 0016377 Mar 2000 WO
WO 0115220 Mar 2000 WO
WO 0054320 Sep 2000 WO
WO 0117692 Mar 2001 WO
WO 0129893 Apr 2001 WO
WO 0140541 Jun 2001 WO
WO 0141544 Jun 2001 WO
WO 0166832 Sep 2001 WO
WO 0243115 May 2002 WO
WO 0245167 Jun 2002 WO
WO 02064853 Aug 2002 WO
WO 02065508 Aug 2002 WO
WO 02065516 Aug 2002 WO
WO 02065517 Aug 2002 WO
WO 02065525 Aug 2002 WO
WO 02080244 Oct 2002 WO
WO 02097864 Dec 2002 WO
WO 2005071719 Aug 2005 WO
WO2006060543 Jun 2006 WO
WO2008033186 Mar 2008 WO
WO 2007112058 Nov 2008 WO
Related Publications (1)
Number Date Country
20080026549 A1 Jan 2008 US
Provisional Applications (1)
Number Date Country
60820956 Jul 2006 US