This invention relates to semiconductor device packages and more specifically relates to a single module for a multi-phase synchronous buck voltage regular module (VRM).
The packaging of small sections of a portion of a circuit such as the power die for half bridges, full bridges and synchronous buck circuits employing insulated metal substrates (IMS), direct bonded copper (DBC) and insulation boards with metal tracks (FR4) are known. According to the prior art, these individual packages are then assembled on a common substrate to form a complete circuit.
In accordance with the invention, the components for the power stage of a converter circuit, such as the power switches of a multi-phase buck converter, are mounted on one circuit board such as an IMS substrate and are captured between the surface of the IMS substrate and another circuit board such as an FR4 board which carries the driver ICs for the power devices, the output capacitors, the output inductors and the controller for the converter.
Referring now to
According to an aspect of the present invention, a heat spreader 40, which may be a bar of cooper or copper based alloy, is thermally coupled to inductors 26. Specifically, inductors 28 may be C-shaped bodies which straddle second circuit board 38 and heat spreader 40 is coupled to an interior surface of each C-shaped inductor 26 facing the first surface of first circuit board 36. Note that other passive components 42 (e.g., capacitors, etc.) may be mounted on the first surface of first circuit board 36 and optionally thermally coupled to heat spreader 40.
According to another aspect of the present invention, second circuit board 38 is scored, i.e., includes a score 44 or trench, whereby the transfer of heat to areas under drivers 30 on first circuit board 36 is slowed.
Although not specifically shown in the figures, one skilled in the art should recognize that to realize a circuit such as the one shown by
It should be noted, that in the preferred embodiment, first circuit board 36 includes a plurality of edge connectors 46 disposed along one edge thereof. Edge connectors 46 serve as input/output terminals to receive (e.g., Vin) or send power (e.g., Vout), for ground G connection, or to receive or send any other external signal necessary for the operation of the module.
Referring now to
Note that, although the preferred embodiment includes five converter circuits, a VRM module according to the present invention may include fewer or more converter circuits (e.g., buck converter circuits) without deviating from the scope and spirit of the present invention.
A module configuration according to the present invention offers the ability to significantly shrink the size of conventional designs that use conventional packaging techniques. For instance, packaging the die in multiples is more space efficient than mounting discrete packaged devices. Moreover, stacking the components results in size reduction.
In addition, while reducing the size would normally lead to a reduction in thermal performance, the use of a circuit board such as an IMS may result in more efficient thermal transfer to alleviate the reduction in thermal performance due to size reduction.
Although the present invention has been described in relation to particular embodiments thereof, many other variations and modifications and other uses will become apparent to those skilled in the art. It is preferred, therefore, that the present invention be limited not by the specific disclosure herein.
This application is based on and claims priority to U.S. Provisional Patent Application Ser. No. 60/905,509, filed on Mar. 7, 2007 and entitled MULTIPHASE VOLTAGE REGULATION MODULE, the entire contents of which is hereby incorporated by reference.
| Number | Name | Date | Kind |
|---|---|---|---|
| 4708325 | Georges | Nov 1987 | A |
| 6060795 | Azotea et al. | May 2000 | A |
| 20010020909 | Sakuragi et al. | Sep 2001 | A1 |
| 20010030879 | Greenfeld et al. | Oct 2001 | A1 |
| 20010035746 | Burstein et al. | Nov 2001 | A1 |
| 20040119148 | Standing | Jun 2004 | A1 |
| 20040130913 | Giandalia et al. | Jul 2004 | A1 |
| 20040136208 | Agarwal et al. | Jul 2004 | A1 |
| 20070096274 | Pavier et al. | May 2007 | A1 |
| 20070164423 | Standing | Jul 2007 | A1 |
| Number | Date | Country | |
|---|---|---|---|
| 20090108821 A1 | Apr 2009 | US |
| Number | Date | Country | |
|---|---|---|---|
| 60905509 | Mar 2007 | US |