The present invention relates to semiconductor devices and methods of manufacturing semiconductor devices. The present invention has particular applicability to double-gate devices.
The escalating demands for high density and performance associated with ultra large scale integration semiconductor devices require design features, such as gate lengths, below 100 nanometers (nm), high reliability and increased manufacturing throughput. The reduction of design features below 100 nm challenges the limitations of conventional methodology.
For example, when the gate length of conventional planar metal oxide semiconductor field effect transistors (MOSFETs) is scaled below 100 nm, problems associated with short channel effects, such as excessive leakage between the source and drain, become increasingly difficult to overcome. In addition, mobility degradation and a number of process issues also make it difficult to scale conventional MOSFETs to include increasingly smaller device features. New device structures are therefore being explored to improve FET performance and allow further device scaling.
Double-gate MOSFETs represent new structures that have been considered as candidates for succeeding existing planar MOSFETs. In several respects, the double-gate MOSFETs offer better characteristics than the conventional bulk silicon MOSFETs. These improvements arise because the double-gate MOSFET has a gate electrode on both sides of the channel, rather than only on one side as in conventional MOSFETs. When there are two gates, the electric field generated by the drain is better screened from the source end of the channel. Also, two gates can control roughly twice as much current as a single gate, resulting in a stronger switching signal.
A FinFET is a recent double-gate structure that exhibits good short channel behavior. A FinFET includes a channel formed in a vertical fin. The FinFET structure may be fabricated using layout and process techniques similar to those used for conventional planar MOSFETs.
Implementations consistent with the present invention provide a double-gate MOSFET having a finely controlled gate area.
One aspect of the invention is directed to a method of manufacturing a semiconductor device. The method includes forming a fin structure on an insulator and forming a gate structure over at least a portion of the fin structure and a portion of the insulator. The method further includes planarizing the gate structure by performing a chemical mechanical polishing (CMP) of the gate structure using a first slurry and planarizing the gate structure by performing a CMP of the gate structure using a second slurry different than the first slurry. The second planarizing of the gate structure reduces a height of the gate structure above the fin structure while raising a height of the gate structure surrounding the fin structure.
Another aspect of the invention is directed to a method for forming a MOSFET. The method includes forming a source, a drain, and a fin structure on an insulating layer. Portions of the fin structure act as a channel for the MOSFET. The method further includes forming a dielectric layer on side surfaces of the fin structure and depositing a polysilicon layer around the dielectric layer. The polysilicon layer acts as a gate area for the MOSFET. Still further, the method includes planarizing the polysilicon layer at a first rate and further planarizing the polysilicon layer at a second rate slower than the first rate.
Reference is made to the attached drawings, wherein elements having the same reference number designation may represent like elements throughout.
The following detailed description of the invention refers to the accompanying drawings. The same reference numbers may be used in different drawings to identify the same or similar elements. Also, the following detailed description does not limit the invention. Instead, the scope of the invention is defined by the appended claims and equivalents.
A FinFET, as the term is used herein, refers to a type of MOSFET in which a conducting channel is formed in a vertical Si “fin.” FinFETs are generally known in the art.
In an exemplary implementation, buried oxide layer 120 may include a silicon oxide and may have a thickness ranging from about 1000 Å to about 3000 Å. Silicon layer 130 may include monocrystalline or polycrystalline silicon. Silicon layer 130 is used to form a fin structure for a double-gate transistor device, as described in more detail below.
In alternative implementations consistent with the present invention, substrate 110 and layer 130 may include other semiconducting materials, such as germanium, or combinations of semiconducting materials, such as silicon-germanium. Buried oxide layer 120 may also include other dielectric materials.
A dielectric layer 140, such as a silicon nitride layer or a silicon oxide layer (e.g., SiO2), may be formed over silicon layer 130 to act as a protective cap during subsequent etching processes. In an exemplary implementation, dielectric layer 140 may be grown to a thickness ranging from about 150 Å to about 700 Å. Next, a photoresist material may be deposited and patterned to form a photoresist mask 150 for subsequent processing. The photoresist may be deposited and patterned in any conventional manner.
Semiconductor device 100 may then be etched and the photoresist mask 150 may be removed. In an exemplary implementation, silicon layer 130 may be etched in a conventional manner, with the etching terminating on buried oxide layer 120 to form a fin. After the formation of the fin, source and drain regions may be formed adjacent the respective ends of the fin. For example, in an exemplary embodiment, a layer of silicon, germanium or combination of silicon and germanium may be deposited, patterned and etched in a conventional manner to form source and drain regions. In other implementations, silicon layer 130 may be patterned and etched to form source and drain regions simultaneously with the fin.
A gate material layer 320 may be deposited over semiconductor device 100 after formation of the oxide film 310. In an exemplary implementation, the gate material layer 320 may include polysilicon deposited using conventional chemical vapor deposition (CVD) or other well known techniques. Gate material 320 may be deposited to a thickness ranging from about 500 Å to 2800 Å. Alternatively, other semiconducting materials, such as germanium or combinations of silicon and germanium, or various metals may be used as the gate material. Gate material layer 320 forms the conductive gate of FinFET 100.
Gate material 320, as illustrated in
Gate material 320 may be planarized. Consistent with an aspect of the invention, gate material 320 may be planarized in a multi-step planarization process.
Chemical mechanical polishing (CMP) is one know planarization technique that is generally used to planarize a semiconductor surface. In CMP processing, a wafer is placed face down on a rotating platen. The wafer, held in place by a carrier, rotates in the same direction of the platen. On the surface of the platen is a polishing pad on which there is a polishing slurry. The slurry may include a colloidal solution of silica particles in a carrier solution. The chemical composition and pH of the slurry affects the performance of the CMP process.
The poly slurry used in the planarization shown in
In the second planarization process, the slurry may be selected so that in addition to achieving a slower polishing rate, the slurry adheres to the low areas of gate material 320. For example, the slurry may include large molecular weight compounds with hydrophobic molecular groups that will tend to adhere to the polysilicon in gate material layer 320. This planarization process will tend to raise the low areas of gate material layer 320, thereby achieving an improved planarization of gate material layer 320. The resulting gate material layer 320 is relatively planar and has relatively good surface uniformity.
The slurry used in the second planarization may have a pH ranging from about 10.5-11.5. The slurry may be a silica based buffered slurry has an extra alkali component to it such as TMAH, Ammonium hydroxide or potassium hydroxide at concentrations ranging from about 0.1%-1%.
The multiple planarizing steps discussed above allow for a highly controllable CMP process that can retain as little as 300 Å of gate material layer 320 over fin 210. The first step is a relatively high rate process that planarizes a first portion of gate material layer 320 and the second step reduces the removal rate to achieve the desired amount of gate material layer 320 above fin 210. Although a two step CMP process is particularly described herein, one of ordinary skill in the art will appreciate that more than two steps could also be used.
The source/drain regions 220 and 230 may then be doped. For example, n-type or p-type impurities may be implanted in source/drain regions 220 and 230. The particular implantation dosages and energies may be selected based on the particular end device requirements. One of ordinary skill in this art would be able to optimize the source/drain implantation process based on the circuit requirements and such acts are not disclosed herein in order not to unduly obscure the thrust of the present invention. In addition, sidewall spacers (not shown) may optionally be formed prior to the source/drain ion implantation to control the location of the source/drain junctions based on the particular circuit requirements. Activation annealing may then be performed to activate the source/drain regions 220 and 230.
As previously discussed, in a CMP processes, a polishing pad may be attached to the surface of the platen to agitate the polishing slurry. The polishing pads may have a texture that affects the planarization process. Conventionally, polishing pads are classified as “hard” pads, called type A pads, and “soft” pads, called type B pads. The type A pads are particularly useful for fast planarization and the type B pads are generally used more to provide uniform planarization.
To achieve high planarization and uniformity from a single pad, a pad can be created that includes both type A and type B features.
Pad 601 is made up of 50% type A material 602 and 50% type B material 603. By varying the proportions of type A material 602 and type B material 603, polishing pads can be created that provide different degrees of planarization and uniformity. For example, if four of the slices in pad 601 were type A and two were type B, the pad would be biased toward 67% planarization and 33% uniformity.
As previously discussed with reference to
Dummy fins 701 and 702 can be formed in a number of different shapes at multiple locations on buried oxide layer 120. For example, dummy fins 701 and 702 may be shaped in the pattern of a square, an oblong shape, a donut shape, or another shape, such as a more angular shape. In some FinFET implementations, an oxide-based layer (e.g., tetraethylorthosilicate, “TEOS” layer) may be applied above a polysilicon gate layer. Dummy fins 701 and 702 may be useful in these implementations also.
In some CMP applications, a TEOS layer is to be polished down to a poly layer.
By adding surfactants and modulating the pH of the slurries, however, the selectivity of oxide to polysilicon can be modulated. In particular, pluronic, cationic, and non-ionic surfactants could be used to create more effective slurries.
A FinFET created with a multi-step CMP process is described herein. The multi-step CMP process provides for effective and highly controllable planarization of the gate polysilicon of the FinFET.
In the previous descriptions, numerous specific details are set forth, such as specific materials, structures, chemicals, processes, etc., in order to provide a thorough understanding of the present invention. However, the present invention can be practiced without resorting to the specific details set forth herein. In other instances, well known processing structures have not been described in detail, in order not to unnecessarily obscure the thrust of the present invention.
The dielectric and conductive layers used in manufacturing a semiconductor device in accordance with the present invention can be deposited by conventional deposition techniques. For example, metallization techniques, such as various types of chemical vapor deposition (CVD) processes, including low pressure chemical vapor deposition (LPCVD) and enhanced chemical vapor deposition (ECVD) can be employed.
The present invention is applicable in the manufacturing of semiconductor devices and particularly in semiconductor devices with design features of 100 nm and below, resulting in increased transistor and circuit speeds and improved reliability. The present invention is applicable to the formation of any of various types of semiconductor devices, and hence, details have not been set forth in order to avoid obscuring the thrust of the present invention. In practicing the present invention, conventional photolithographic and etching techniques are employed and, hence, the details of such techniques have not been set forth herein in detail.
Only the preferred embodiments of the invention and a few examples of its versatility are shown and described in the present disclosure. It is to be understood that the invention is capable of use in various other combinations and environments and is capable of modifications within the scope of the inventive concept as expressed herein.
Number | Name | Date | Kind |
---|---|---|---|
6162368 | Li et al. | Dec 2000 | A |
6350693 | Chang et al. | Feb 2002 | B2 |
6431959 | Mikhaylich et al. | Aug 2002 | B1 |
Number | Date | Country | |
---|---|---|---|
20040253775 A1 | Dec 2004 | US |