NANOSTRUCTURED CHIP AND METHOD OF PRODUCING THE SAME

Abstract

A nanostructured chip includes a substrate and a nanostructured layer, wherein the substrate has a first surface and a second surface on which the nanostructured layer is formed. A method of producing the nanostructured chip includes the step of forming the nanostructured layer on the second surface of the substrate. Whereby, the nanostructured layer effectively disperses a stress to increase the flexural strength of the nanostructured chip. Therefore, during the subsequent procedures to form an epitaxial layer on the first surface, the nanostructured layer is helpful to prevent the epitaxial layer from generating cracks, and prevent the substrate from bowings, or fragments.

Description

BACKGROUND OF THE INVENTION

1. Technical Field

The present invention relates generally to chip production, and more particularly to a nanostructured chip and a method of producing the nanostructured chip.

2. Description of Related Art

In a conventional manufacturing process of a wafer, an epitaxial layer is formed on a surface of a substrate in advance, and is then processed to form particular structures or circuits.

However, if the material of the substrate is different from that of the epitaxial layer (e.g., a silicon substrate with a gallium nitride (GaN) epitaxial layer formed thereon), a stress tends to be generated in the wafer during a cooling process due to the different thermal expansion coefficients between the substrate and the epitaxial layer. Consequently, the epitaxial layer might have cracks or bowings because the silicon substrate is too brittle to eliminate the stress, which may lead to a low yield in the subsequent processing procedures and even wafer fragmentation. Additionally, if the lattice constants of the substrate and the epitaxial layer are mismatched, a stress could be also generated in the wafer, which may cause cracks or bowings in the epitaxial layer or wafer fragmentation as well.

BRIEF SUMMARY OF THE INVENTION

In view of the above, the primary objective of the present invention is to provide a nanostructured chip and a method of producing the nanostructured chip which disperses the stress in the nanostructured chip to increase the flexural strength thereof.

The present invention provides a nanostructured chip, which is adapted to have an epitaxial layer formed thereon, including a substrate and a nanostructured layer. The substrate has a first surface and a second surface opposite to the first surface, wherein the nanostructured chip is adapted to have the epitaxial layer formed on the first surface. The nanostructured layer is formed on the second surface.

The present invention further provides a method of producing a nanostructured chip, which is adapted to have an epitaxial layer formed thereon, including the steps of providing a substrate and forming a nanostructured layer. The substrate has a first surface and a second surface opposite to the first surface. The nanostructured layer is formed on the second surface of the substrate to form the nanostructured chip. In this sense, the nanostructured chip is adapted to have the epitaxial layer formed on the first surface.

Whereby, the nanostructured layer effectively disperses the stress in the nanostructured chip to increase the flexural strength of the nanostructured chip, which prevents the epitaxial layer from having cracks, bowings, or fragments in the following process.

BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS

The present invention will be best understood by referring to the following detailed description of some illustrative embodiments in conjunction with the accompanying drawings, in which

FIG. 1 is a schematic diagram of a first preferred embodiment of the present invention, showing the nanostructured chip;

FIG. 2 is a flow chart of the method of producing the first preferred embodiment;

FIG. 3 is a scanning electron microscopic image of the first preferred embodiment, showing the nanostructured layer;

FIG. 4 is a schematic diagram of the first preferred embodiment, showing the buffer layer and the epitaxial layer are formed on the nanostructured chip;

FIG. 5 is a comparison chart of flexural strength of the first preferred embodiment, showing the flexural strength of the nanostructured chips with different length of the nanopillars thereof;

FIG. 6 is a microscopic image of the epitaxial layer formed on the first preferred embodiment;

FIG. 7 is a schematic diagram of a second preferred embodiment, showing the buffer layer and the epitaxial layer are formed on the nanostructured chip;

FIG. 8 is a flow chart of the method of producing the second preferred embodiment;

FIG. 9 is a comparison chart of flexural strength of different preferred embodiments;

FIG. 10 is a flow chart of the method of producing a third preferred embodiment;

FIG. 11 is a flow chart of the method of producing a fourth preferred embodiment; and

FIG. 12 is a flow chart of the method of producing a fifth preferred embodiment.

DETAILED DESCRIPTION OF THE INVENTION

A nanostructured chip 1 shown in FIG. 1 is produced by a method shown in FIG. 2 including steps below.

Provide a substrate 10 having a first surface 12 and a second surface 14 which is opposite to the first surface 12. In the first preferred embodiment, the substrate 10 is a silicon substrate.

Cover the first surface 12 of the substrate 10 with a protective layer which is an isolation film in the first preferred embodiment.

Prewash the substrate 10 covered with the isolation film to the second surface 14 of the substrate 10 clean.

Form a nanostructured layer 142 on the second surface 14 by wet etching. In the first preferred embodiment, the substrate 10 is soaked in etching agent composed of hydrofluoric acid (HF), water, and silver nitrate (AgNO3) at a ratio of 1:4:1 for 40 minutes to form the nanostructured layer 142 including a plurality of nanopillars 142a which are illustrated in FIG. 3.

Remove the isolation film and wash the substrate, and next, grind edges of a lateral surface connecting the first surface 12 and the second surface 14 of the substrate 10 to smooth the lateral surface, and to leave the nanostructured layer 142 on the second surface 14. After the steps abovementioned, the nanostructured chip 1 is produced. In practice, the lateral surface of the substrate 10 could be covered with the isolation film, and has no need to proceed an edge grinding.

Axes of the nanopillars 142a of the nanostructured layer 142 are in parallel in the first preferred embodiment. However, in another embodiment, the axes of the nanopillars 142a are not in parallel. In additional, the nanopillars 142a cover the total area of the second surface 14 in the first preferred embodiment. Practically, the nanopillars 142a cover more than 50% of the total area of the second surface 14. The length of each of the nanopillars 142a is between 10 and 10000 nm, and the width of that is also between 10 and 10000 nm, wherein the length is not less than 4000 nm, and the width is less than 500 nm in the first preferred embodiment.

Finally, flat the first surface 12, wash and dry the nanostructured chip 1, and then provide a buffer layer 16 and an epitaxial layer 18 on the first surface 12 depicted in FIG. 4, wherein the buffer layer 16 is made of Aluminum nitride (AlN), and the epitaxial layer 18 is made of gallium nitride (GaN).

The nanostructured layer 142 is helpful to disperse a stress which is generated due to the different thermal expansion coefficients between the epitaxial layer 18 and the nanostructured chip 1 to prevent the epitaxial layer 18 from having cracks, bowings, or fragments in the following process.

Corresponding to Table 1 below, FIG. 5 shows the flexural strength of the substrate without the nanostructured layer and the nanostructured chips with different length of the nanopillars thereof, wherein the width of the nanopillars 142a is less than 500 nm. According to Table 1 and FIG. 5, the length of the nanopillars 142a is proportional to the flexural strength. If the length of the nanopillars 142a is 3 m (3000 nm), the average flexural strength is 0.535 Gpa, while the 4 m (4000 nm), the average flexural strength is raised to 0.557 Gpa. In light of this, if the length of the nanopillars 142a is greater than 4000 nm, the flexural strength of the nanostructured chip 1 would be higher.

TABLE 1
Comparison chart of flexural strength of the substrate
without the nanostructured layer and the nanostructured
chips with different length of the nanopillars thereof
	length of the nanopillars (   m)
	no
	nanostructured
	layer	1	2	3	4	5.5	7.5
average	0.331	0.367	0.458	0.535	0.557	0.551	0.561
flexural
strength
(GPa)
standard	0.102	0.085	0.129	0.111	0.106	0.107	0.124
deviation

As shown in FIG. 6, the surface of the epitaxial layer 18 has no cracks.

Under a three-point bending test, the nanostructured chip 1 is cracked under a 120 N force, wherein the force causes an overall fragmentation, while the substrate without the nanostructured layer is cracked under mere a 20 N force, wherein the cracks are formed in regions where the stresses are accumulated. In this sense, the nanostructured layer 142 of the nanostructured chip 1 is helpful to disperse the stress

A nanostructured chip 2 shown in FIG. 7 is produced by a method shown in FIG. 8, wherein the difference between the first and the second preferred embodiment is that the method for producing the nanostructured chip 2 omits the step of grinding edges of the lateral surface. Therefore, except for the nanostructured layer 242 formed on the second surface 24, another nanostructured layer 262 is also formed on the lateral surface 26 of the substrate 20 which connects the first surface 22 and the second surface 24. Whereby, the two nanostructured layers 242 and 262 formed on the second surface 24 and the lateral surface 26 are more helpful to disperse a stress which is generated after a combination of the epitaxial layer 18 and the nanostructured chip 2.

Corresponding to Table 2 below, FIG. 9 shows the flexural strength of different samples, wherein sample 1 is the substrate without the nanostructured layer, and sample 2 is the substrate with the nanostructured layer formed on the lateral surface; sample 3 and 4 are the first and second preferred embodiments respectively. As shown in FIG. 9, the first and second preferred embodiments have higher flexural strength.

TABLE 2
Comparison chart of flexural strength of the substrate without the
nanostructured layer and the nanostructured chips with
nanopillars on different regions
	Sample 1	Sample 2	Sample 3	Sample 4
average flexural	188.45	241.25	265.29	286.81
strength (MPa)
standard deviation	28.09	24.20	16.23	9.11

As shown in FIG. 10, the method of producing a third preferred embodiment including the step of proceeding photolithography on the second surface of the substrate. The photolithography step includes spreading a photoresist on the second surface of the substrate, and then exposing and developing to define a photoresist with nano-patterns. Next, dry etch on the region that is not covered by the photoresist, wherein the dry etching is performed by inductively coupled plasma (ICP). After dry etching, remove the photoresists and a nanostructured chip with a nanostructured layer is produced.

As shown in FIG. 11, the method of producing a fourth preferred embodiment including the step of adjusting parameters on epitaxial growth in molecular beam epitaxy, and proceeding epitaxial growth to form a 3D nanostructure on the second surface of the substrate.

As shown in FIG. 12, the method of producing a fifth preferred embodiment including the step of adjusting coating parameters, and proceeding film coating on the second surface of the substrate to form a 3D nanostructure and a nanostructured layer. In practice, the nanostructure is formed with physical and chemical film coating.

In conclusion, the nanostructured layer on the second surface or the lateral surface is helpful to effectively disperse the stress in the nanostructured chip to increase the flexural strength of the nanostructured chip, and to prevent the epitaxial layer from having cracks, bowings, or fragments in the following process due to the different thermal expansion coefficients between the epitaxial layer and the nanostructured chip, or the lattice constants of the substrate and the epitaxial layer are mismatched.

It must be pointed out that the embodiments described above are only some preferred embodiments of the present invention. All equivalent structures and methods which employ the concepts disclosed in this specification and the appended claims should fall within the scope of the present invention.

Claims

1. A nanostructured chip, which is adapted to have an epitaxial layer formed thereon, comprising: a substrate having a first surface and a second surface opposite to the first surface, wherein the nanostructured chip is adapted to have the epitaxial layer formed on the first surface; anda nanostructured layer formed on the second surface.

2. The nanostructured chip of claim 1, wherein the nanostructured layer comprises a plurality of nanopillars; the length of each of the plurality of nanopillars is between 10 and 10000 nm.

3. The nanostructured chip of claim 2, wherein the length of each of the plurality of nanopillars is not less than 4000 nm.

4. The nanostructured chip of claim 1, wherein the nanostructured layer comprises a plurality of nanopillars; the width of each of the plurality of nanopillars is between 10 and 10000 nm.

5. The nanostructured chip of claim 4, wherein the width of each of the plurality of nanopillars is less than 500 nm.

6. The nanostructured chip of claim 1, wherein the nanostructured layer comprises a plurality of nanopillars; axes of the plurality of nanopillars are in parallel.

7. The nanostructured chip of claim 1, wherein the nanostructured layer comprises a plurality of nanopillars which cover more than 50% of a total area of the second surface.

8. The nanostructured chip of claim 1, wherein the substrate further has a lateral surface connecting the first surface and the second surface; another nanostructured layer is formed on the lateral surface.

9. A method of producing a nanostructured chip, which is adapted to have an epitaxial layer formed thereon, comprising the steps of: A. providing a substrate having a first surface and a second surface opposite to the first surface; andB. forming a nanostructured layer on the second surface to form the nanostructured chip;whereby, the nanostructured chip is adapted to have the epitaxial layer formed on the first surface.

10. The method of claim 9, further comprising steps of forming a protective layer on the first surface between step A and step B, and removing the protective layer after step B, wherein the nanostructured layer in step B is formed by wet etching.

11. The method of claim 9, wherein the substrate further has a lateral surface connecting the first surface and the second surface; another nanostructured layer is formed on the lateral surface in step B.

12. The method of claim 9, wherein the substrate further has a lateral surface connecting the first surface and the second surface; the method further comprises the step of grinding edges of the lateral surface after step B.

13. The method of claim 9, wherein the nanostructured layer comprises a plurality of nanopillars.