"Multiply-Addition--An Ultra High Performance Dataflow"; IBM Technical Disclosure Bulletin; vol. 30, No. 3 pp. 982-987; Aug. 1987. |
Peter M. Kogge; "The Architecture of Pipelined Computers"; McGraw-Hill; 1981; Section 6.6.2. |
J. L. Hennessy and D. A. Patterson; "Computer Architecture, A Quantitiative Approach"; Morgan Kaufmann; 1990; Chapter 6 Section 6.7. |
Harvey G. Cragon; "Branch Strategy Taxonomy and Performance Models"; IEEE Computer Society Press; 1992; Chapter 4. |
C. O. Stjernfeldt, E. W. Czeck, and D. R. Kaeli; "Survey of Branch Prediction Strategies"; Northeastern University technical report CE-TR-93-05; Jul. 28, 1993. |
Anderson, Sparacio, Tomasulo; "The IBM System/360 Model 91: Machine Philosophy and Instruction-Handling"; Jan. 1967; The IBM Journal of Research and Development; pp. 8-24. |
J. L. Hennessy and D. A. Patterson; "Computer Architecture, A Quantitiative Approach"; Morgan Kaufmann; 1990; pp. A42 and A43. |
Kai Hwang; "Computer Arithmetic Principles, Archiecture, and Design"; John Wiley & Sons; 1979; Section 4-2; pp. 98-100. |
C. S. Wallace; "A Suggestion for a Fast Multiplier"; Computer Arithmetic; Dowden, Hutchinson & Ross, Inc.; 1980; pp. 114-117. |
Gerrit A. Blaauw; "Digital System Implementation"; Prentice-Hall, Inc.; 1976; Section 2-12; pp. 54-58. |
Chris H. Perleberg & Alan J. Smith; "Branch Target Buffer Design and Optimization"; IEEE Transactions on Computers; vol. 42, No. 4; Apr. 1993; pp. 396-412. |
S. Waser and M. J. Flynn; "Introduction to Arithmetic for Digital Systems Designers";Holt, Rhineheart and Winston; 1982; pp. 103-104. |