Process for reconditioning semiconductor surface to facilitate bonding

Information

  • Patent Grant
  • 8956884
  • Patent Number
    8,956,884
  • Date Filed
    Wednesday, January 26, 2011
    13 years ago
  • Date Issued
    Tuesday, February 17, 2015
    9 years ago
Abstract
A non-abrading method to facilitate bonding of semiconductor components, such as silicon wafers, that have micro structural defects in a bonding interface surface. In a preferred method, micro structural defects are removed by forming an oxide layer on the bonding interface surface to a depth below the level of the defect, and then removing the oxide layer to expose a satisfactory surface for bonding, thereby increasing line yield and reducing scrap triggers in fabrication facilities.
Description
BACKGROUND OF THE INVENTION

This invention relates in general to valves and to semiconductor electromechanical devices, and in particular, to micromachined components formed from layers of a semiconductor material, such as silicon, bonded together.


MEMS (micro electro mechanical systems) are a class of systems that are physically small, having features or clearances with sizes in the micrometer range or smaller (i.e., smaller than about 10 microns). These systems have both electrical and mechanical components. The term “micro machining” is commonly understood to mean the production of three-dimensional structures and moving parts of MEMS devices. MEMS originally used modified integrated circuit (e.g., computer chip) fabrication techniques (such as chemical etching) and materials (such as silicon semiconductor material) to micro machine these very small mechanical devices. Today there are many more micro machining techniques and materials available. The term “MEMS device” as may be used in this application means a device that includes a micro machined component having features or clearances with sizes in the micrometer range, or smaller (i.e., smaller than about 10 microns). It should be noted that if components other than the micro machined component are included in the MEMS device, these other components may be micro machined components or standard sized (i.e., larger) components. Similarly, the term “microvalve” as may be used in this application means a valve having features or clearances with sizes in the micrometer range, or smaller (i.e., smaller than about 10 microns) and thus by definition is at least partially formed by micro machining. The term “microvalve device” as may be used in this application means a device that includes a microvalve, and that may include other components. It should be noted that if components other than a microvalve are included in the microvalve device, these other components may be micro machined components or standard sized (i.e., larger) components.


Many MEMS devices may be made of multiple layers (or substrates) of material, which may be micromachined to form components of the MEMS device prior to assembly of the multiple layers into a completed MEMS device. For example, such a MEMS device may be manufactured using suitable MEMS fabrication techniques, such as the fabrication techniques disclosed in U.S. Pat. No. 6,761,420, the disclosures of which are incorporated herein by reference; U.S. Pat. No. 7,367,359, the disclosures of which are incorporated herein by reference; Klassen, E. H. et al. (1995). “Silicon Fusion Bonding and Deep Reactive Ion Etching: A New Technology for Miscrostructures,” Proc. Transducers 95 Stockholm Sweden pp. 556-559, the disclosures of which are incorporated herein by reference; and Petersen, K. E. et al. (June 1991). “Surface Micromachined Structures Fabricated with Silicon Fusion Bonding,” Proceedings, Transducers' 91 pp. 397-399, the disclosures of which are incorporated herein by reference.


SUMMARY OF THE INVENTION

The invention relates to a method to facilitate bonding of semiconductor components, such as silicon wafers, that have micro structural defects on a bonding interface surface, for example due to exposure to wet or dry chemical micromachining processes while creating structures on or in the semiconductor material. Many bonding processes require that a substrate bonding interface surface be substantially free of defects to facilitate the bonding of the surface to the surface of another substrate with highly reliable bonding strength. Fusion bonding is a process that is particularly susceptible to bond failure due to poor surface quality. Semiconductor wafers that have undergone extensive micromachining processes may have bonding interface surfaces that have micro structural defects caused by these micromachining processes. In a novel method, wafers which have such defects in interface surfaces, and which otherwise might have to be discarded as scrap, may be reconditioned to remove these defects using a non-abrading process. One example of such a non-abrading process in a method which includes forming an oxide layer (such as a silicon dioxide layer) on the bonding interface surface to a depth below the level of the defect, and then removing the oxide or silicon dioxide layer to expose a satisfactory surface for bonding, thereby increasing line yield and reducing scrap triggers in fabrication facilities.


Various aspects of this invention will become apparent to those skilled in the art from the following detailed description of the preferred embodiment, when read in light of the accompanying drawings.





BRIEF DESCRIPTION OF THE DRAWINGS


FIG. 1 is a non-scale cross-sectional view of a MEMS device component formed of a semiconductor material, and having a micro structural defect in a bonding interface surface thereof.



FIG. 2 is a flow chart illustrating a method for reconditioning the bonding interface surface to remove the surface defect and facilitate bonding of the surface with another surface.



FIG. 3 is a view similar to FIG. 1, showing an oxide layer grown on the bonding interface surface to a depth below the surface defect, according to the method illustrated in FIG. 2.



FIG. 4 is a view similar to FIGS. 1 and 3, showing the oxide layer and surface defect removed.





DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

Referring now to the drawings, there is illustrated in FIG. 1 a portion of a first component, indicated generally at 10. The component 10 is formed of a semiconductor material, such as single crystal silicon or other suitable semiconductor material. The component 10 includes a bonding interface surface 12. A second component (not shown) is to be bonded to the bonding interface surface 12 of the component 10 during manufacture of a composite device. The component 10 could be, for example, a substrate or layer of a multi-layer MEMS device, or a surface mounted component to be bonded to a larger substrate.


A micro structural defect 14 exists on the bonding interface surface 12. A micro structural defect is defined in this application as being a surface defect, such as a surface pit, or scratch extending into the bonding interface surface. Micro structural defects will typically be on the order of about 2 microns or less deep; note that the depth of a defect which may be treated according to the non-abrading methods described herein may vary according to a variety of factors such as the particular material from which the component 10 is composed, the thickness of the component 10 and the required thickness of the component 10, the economics of scrapping parts versus refurbishing bonding interface surface 12 of the component 10; accordingly, the definition of a micro structural defect is not tied to a precise numerical value of the depth. Various ways this micro structural defect 14 might have been created include, for example, scratching of the bonding interface surface 12 during handling of the component 10, or as a result of exposure of the bonding interface surface 12 to wet or dry chemical micromachining processes while creating micromachined features 16 on or in the semiconductor material of the component 10.


Many bonding processes require that a bonding interface surface be substantially free of defects to facilitate the bonding of the bonding interface surface 12 to a bonding interface surface of another component with highly reliable bonding strength. Fusion bonding is a process that is particularly susceptible to bond failure due to poor surface quality. If the micro structural defect 14 in the bonding interface surface 12 were, for example, on an otherwise featureless semiconductor wafer, then perhaps the wafer could be reconditioned utilizing a known abrading method, that is, a method mechanically removing material from the wafer such as by cutting, grinding, or polishing the bonding interface surface 12 to uniformly remove material from the bonding interface surface 12 to a depth below the micro structural defect 14. One such abrading method is the Chemical Mechanical Polishing (CMP) method disclosed in Fusion Bonding of Rough Surfaces With Polishing Technique for Silicon Micromachining, C. Gui et al., Microsystem Technologies (1997), pp. 122-128 (copyright 1997 Springer-Verlag), the disclosures of which are incorporated herein by reference. However, instead of utilizing conventional abrading methods to smooth the component 10, or scrapping the component 10 in the alternative, it is contemplated that inventive non-abrading methods (i.e., methods of removing material from the component 10 other than mechanical removal) may be utilized to remove the micro structural defect 13. The inventive methods described below are especially useful when the component 10 has already been micromachined to create structures 16 in the component 10, where abrading methods of removing defects, such as polishing of the bonding interface surface 12, would damage such micromachined structures 16. Such abrading methods may damage the micromachined structures 16, for example, by mechanically overstressing such micromachined structures 16.


Referring now to FIG. 2, a non-abrading method of resurfacing the bonding interface surface 12 is described. The preferred method may be most broadly described as including a step 101, wherein an oxide layer 18 (seen in FIG. 3) is formed on the bonding interface surface 12. The oxide layer 18 may be a layer formed of any suitable oxide (for example, a silicon dioxide layer) formed by oxidizing the semiconductor material of the component 10. The oxide layer 18 will penetrate into the semiconductor material to form an oxide/semiconductor interface 20 below the original level of the bonding interface surface 12. The oxide layer 18 may be thicker than the depth of penetration into the semiconductor material, so that an exterior surface 22 of the oxide layer 18 may be above the original level of the bonding interface surface 12.


In a step 102, the oxide layer 18 is removed, exposing a new bonding interface surface 12′. If the oxide/semiconductor interface 20 was sufficiently below the depth of the micro structural defect 14, then the micro structural defect 14 will have been removed. This completes the basic steps of the method.


However, preferably, the method includes a step 100 (before the step 101) of cleaning the bonding interface surface 12. Cleaning the bonding interface surface 12 helps ensure that the oxide layer 18 grows uniformly on the bonding interface surface 12.


The method may also be considered to include a preliminary evaluation step 99, before step 100, wherein the bonding interface surface 12 is inspected, the micro structural defect 14 is identified, and a decision is made to refurbish the component 10 rather than to scrap the component 10.


The method also may be considered to include a reevaluation step 103, wherein the new bonding interface surface 12′ is inspected to verify that the bonding interface surface 12′ is substantially defect free. If it is not, then steps 100, 101, and 102 can be repeated, growing and removing additional oxide layers until the bonding interface surface 12′ is substantially defect free.


Once the refurbished bonding interface surface 12′ is substantially defect free, the surface 12′ is preferably cleaned in a step 104 to completely remove remnants from the previous oxide layer removal step 102.


The processes utilized to accomplish the method illustrated in FIG. 2 may be varied according to a variety of factors. Generally, these can be broken into two classes: Surface reconditioning methods conducted at relatively high temperatures (for semiconductor components 10 with no features which may be damaged at such relatively high temperatures, such as metal plated, bonded, or adhered to the component, or polymer coatings), and surface reconditioning methods conducted at relatively low temperatures.


A non-abrading process for reconditioning the bonding interface surface 12 of the component 10 at relatively high temperatures will now be described, elaborating on the steps illustrated in FIG. 2. Note that if the semiconductor material from which the component 10 is made is silicon, thermal oxidation of silicon is usually performed at a temperature between about 800° C. and 1200° C., resulting in so called High Temperature Oxide layer (HTO). It may use either water vapor (steam) or molecular oxygen as the oxidant; it is consequently called either wet or dry oxidation.


According to this high temperature method, the step 100 includes cleaning the bonding interface surface 12 with the micro structural defect 14 utilizing standard wafers cleaning methods, for example (without limitation) “SC1/SC2”. SC1 is an abbreviation for Standard Clean Solution #1; SC2 is an abbreviation for Standard Clean Solution #2. Their names are derived from the original wafer cleaning process developed at RCA Laboratories circa 1970. This process included a sequence of cleaning steps using “standard” solutions SC1 and SC2 to clean a wafer. SC1 consists of a mixture of ammonium hydroxide (NH4OH), hydrogen peroxide (H2O2), and DI water (deionized H2O). Once suitable concentration ratio for the SC1 mix is 1:4:20 NH4OH:H2O2:H2O, although other ratios have been used. SC2 consists of a mixture of hydrochloric acid (HCl), hydrogen peroxide (H2O2), and DI water (H2O). A typical concentration ratio for the SC2 mix is 1:1:5 HCl:H2O2:H2O (that is, 1 part HCl, 1 part H202, with 5 parts H20). SC1 and SC2 are utilized to remove different types of contamination from the components being cleaned. Use of the SC2 solution usually follows the use of the SC1 solution in the RCA sequence.


The step 101 includes placing the component 10 in a wet/dry thermal oxidation chamber and growing the oxide layer 18 to a thickness of anywhere between a sub-micron thickness to an about 2 micron thickness. During the oxidation process the surface damage (micro structural defect 14) is consumed by the oxide growth process).


The step 102 includes removing the component 10 from the furnace (thermal oxidation chamber) once the desired oxide thickness is achieved, and utilizing a suitable method, such as a wet oxide strip method, to remove the oxide layer 18. Depending upon the material from which the semiconductor component 10 is formed, such a suitable method may include the application of a suitable oxide removal etchant, such as dilute hydrofluoric acid, buffered oxide etch, vapor hydrofluoric acid, or oxide removing chemical agents.


The step 103 includes inspecting the bonding interface surface 12 to determine if the micro structural defect 14 was completely consumed by the oxide growth process in Step 101. If surface damage (such as a remaining portion of the micro structural defect 14) still exists, repeat steps 100, 101, and 102 as necessary; however, large surface damage may mean that the component 10 is not able to be economically salvaged regardless of the number of repetitions of steps 100, 101, and 102. For example, in some applications, it is believed that the use of this procedure may be limited to micro structural defects up to 2 microns in depth for cost considerations, however it is anticipated that larger defects could be removed if required.


The step 104 includes cleaning the reconditioned component 10 with standard wafer cleaning methods, for example “SC1/SC2” described above. The component 10 can then be further processed as desired. For example, the bonding interface surface 12 can be bonded to the bonding interface surface of another component; if desired, before bonding the bonding interface surface 12 can be exposed to a desired bonding interface surface chemistry to facilitate the desired bonding process.


As discussed above, a non-abrading low temperature method for reconditioning the bonding interface surface 12 of the semiconductor component 10 may alternatively be utilized, which process will now be described, again elaborating on the steps illustrated in FIG. 2.


The step 100 includes first cleaning the bonding interface surface 12 of the component 10 with the micro structural defect 14 utilizing standard wafer cleaning methods, for example (without limitation) “SC1/SC2”. If suitable (for example, if oxides are present or suspected on the bonding interface surface 12), the step 100 may include a second subsequent sub-step of exposing the component 10 to a suitable oxide removal agent. For example, if the component 10 is formed of silicon, the second sub-step of the step 100 may include exposing the component 10 to vapor hydrofluoric acid or dilute buffered oxide etch. The step 100 may then further include third and fourth sub-steps of, respectively, washing the component 10 in deionized water and drying the component 10.


In the step 101, the component 10 is exposed to a suitable oxidizing agent to grow an oxide layer 18 on the bonding interface surface 12. For example, if the component 10 were made of silicon, the bonding interface surface 12 of the component 10 could be exposed to nitric acid (which might be, for example, at a temperature ranging from a comfortable room temperature to the vaporizing temperature of the nitric acid) (and thus the nitric acid could be either in vapor or liquid form) to promote the growth of a silicon oxide monolayer on the bonding interface surface 12. Note that with this low temperature method, the silicon oxide layer is a monolayer, and may not grow into a relatively thicker (micron range) silicon dioxide layer. Once the area of the silicon exposed to nitric acid forms the silicon oxide monolayer, the oxidation process stops. For non silicon semiconductor material, utilize a suitable oxidizing agent.


The step 102 provides for exposing the oxidized component 10 to a suitable oxide removal agent. This may actually require preparatory sub-steps. For example, if the oxidized component 10 is a silicon semiconductor, as part of such preparatory sub-steps, one may wash the oxidized component 10 in deionized water, dry the oxidized component 10, and then expose the oxidized component 10 to vapor hydrofluoric acid or dilute buffered oxide etch for the removal of the silicon oxide monolayer. For non-silicon components 10, a suitable oxide removal agent may be utilized.


The step 103 is the inspection step to determine if the micro structural defect 14 has been removed. Again this may actually require preparatory sub-steps, such as cleaning the oxidized component 10 in deionized water and drying the oxidized component 10, and then inspecting the bonding interface surface 12 for surface damage. If any of the micro structural defect 14 (or other surface damage) is observed, the process to this point may be repeated as required to completely remove the micro structural defect 14 or other surface damage. Note that due to the relative small thickness of the silicon oxide monolayer 18 achieved in the low temperature process (compared to the thickness of the silicon dioxide type oxide layer 18 that may be generated in the high temperature process described above), normally many more repetitions of forming an oxide layer 18 and removing it may be required compared to the high temperature method. Removing the silicon oxide monolayer 18 re-exposes the silicon layer, and the oxidation and removal process will normally be repeated several times (depending on the dimensions of the micro structural defect 14), until the micro structural defect 14 is removed. It may not be required to perform the cleaning step 100 again, and instead jump straight (as indicated by the dashed flow path on FIG. 2) to repeating the steps 101 and 103 as desired until the surface damage (the micro structural defect 14) is removed.


Once the micro structural defect 14 has been removed (and the component 10 is still usable) the next step is the step 104, clean the reconditioned component 10 with standard wafer cleaning methods, such as (without limitation) “SC1/SC2”. The component 10 can then be further processed as desired. For example, the bonding interface surface 12 may be bonded to the bonding interface surface of another component; if desired, before bonding the bonding interface surface 12 can be exposed to a desired bonding interface surface chemistry to facilitate the desired bonding process.


It is noted that although the steps of oxide formation and removal may be required to be performed several times before enough material is removed to eliminate the micro structural defect 14, the low temperature method for reconditioning the bonding interface surface 12 of the semiconductor component 10 can be highly automated utilizing a wet tank dedicated for this process.


It is contemplated that a mixture of non-abrading methods of surface reconditioning may be utilized. For example, in the case of a relatively deep micro structural defect 14, the surface reconditioning method conducted at relatively high temperatures (described above) may be utilized to form and then remove one or more relatively thick oxide layers 18. Then the surface reconditioning method conducted at relatively low temperatures (described above) may be utilized to form and then remove one or more relatively thin oxide layers 18, thereby helping to avoid removing more material than required to remove the micro structural defect 14.


The principles and modes of operation of this invention have been explained and illustrated in its preferred embodiments. However, it must be understood that this invention may be practiced otherwise than as specifically explained and illustrated without departing from its spirit or scope.

Claims
  • 1. A method of reconditioning a surface of a semiconductor device having a micro structural defect, comprising: a) identifying a micro structural defect in a surface; andb) utilizing wet chemistry methods to remove material from the surface to a depth below the maximum depth of the micro structural defect.
  • 2. The method of claim 1, where the semiconductor device is made of silicon, and wherein step b) includes the sub-steps: b1) exposing the surface to liquid nitric acid to grow an oxide layer on the surface; andb2) removing the oxide layer to reveal a surface substantially free of micro structural defects.
  • 3. The method of claim 2 wherein step b2) includes removing the oxide layer using a wet oxide strip method.
  • 4. A method of reconditioning a surface of a microvalve device, comprising: a) micromachining a component of a microvalve device from silicon;b) identifying a micro structural defect in a surface of the component; andc) utilizing a non-abrading wet chemistry method to remove material from the surface to a depth below the maximum depth of the micro structural defect.
  • 5. The method of claim 4, wherein step c) includes the sub-steps: c1) applying liquid nitric acid to the surface to grow an oxide layer on the surface below the depth of the micro structural defect; andc2) removing the oxide layer using a wet oxide strip method to reveal a surface substantially free of micro structural defects.
  • 6. The method of claim 4, Wherein between step b) and step c), the following intermediate steps are performed: x1) forming a high temperature oxide layer on the surface; andx2) removing the high temperature oxide layer.
  • 7. A method of fabricating a multi-layer silicon micromachined device, comprising the steps of: a) micromachining a first layer of a silicon micromachined device, the first layer having a first bonding interface surface;b) micromachining a second layer of the silicon micromachined device, the second layer having a second bonding interface surface for bonding to the first bonding interface surface;c) identifying a surface defect in the form of a micro structural defect in at least one of the first bonding interface surface and the second bonding interface surface;d) utilizing a non-abrading wet chemistry method to remove material from the in at least one of the first bonding interface surface and the second bonding interface surface to a depth below a maximum depth of the micro structural defect and render in at least one of the first bonding interface surface and the second bonding interface surface satisfactory for fusion bonding; ande) fusion bonding the first bonding interface surface to the second bonding interface surface to join the first layer to the second layer of the multi-layer silicon micromachined device.
  • 8. The method of claim 7, wherein the micromachined device is a silicon microvalve.
  • 9. A method of manufacturing a MEMS device with a moving mechanical component, comprising: a) micromachining a surface of a component to create a feature, the surface with a feature being a surface of a component part of a MEMS device with a moving mechanical component;b) identifying a micro structural defect in the surface with a feature;c) utilizing a non-abrasive wet chemistry method to remove material from the surface to a depth below the maximum depth of the micro structural defect;d) assembling the component with other components to complete manufacture of the MEMS device with a moving mechanical component.
  • 10. The method of claim 9, wherein the surface was a bond interface surface, and step d) further includes bonding the component to another component of the MEMS device utilizing fusion bonding.
  • 11. The method claim 9, wherein step c) includes utilizing a wet chemistry method to remove material from the surface to a depth below the maximum depth of the micro structural defect.
PCT Information
Filing Document Filing Date Country Kind 371c Date
PCT/US2011/022565 1/26/2011 WO 00 7/20/2012
Publishing Document Publishing Date Country Kind
WO2011/094302 8/4/2011 WO A
US Referenced Citations (189)
Number Name Date Kind
668202 Nethery Feb 1901 A
886045 Ehrlich et al. Apr 1908 A
1886205 Lyford Nov 1932 A
1926031 Boynton Sep 1933 A
2412205 Cook Dec 1946 A
2504055 Thomas Apr 1950 A
2651325 Lusignan Sep 1953 A
2840107 Campbell Jun 1958 A
2875779 Campbell Mar 1959 A
3031747 Green May 1962 A
3540218 Finn Nov 1970 A
3729807 Fujiwara May 1973 A
3747628 Holster et al. Jul 1973 A
3860949 Stoeckert et al. Jan 1975 A
4005454 Froloff et al. Jan 1977 A
4019388 Hall, II et al. Apr 1977 A
4023725 Ivett et al. May 1977 A
4100236 Gordon et al. Jul 1978 A
4152540 Duncan et al. May 1979 A
4181249 Peterson et al. Jan 1980 A
4298023 McGinnis Nov 1981 A
4341816 Lauterbach et al. Jul 1982 A
4354527 McMillan Oct 1982 A
4434813 Mon Mar 1984 A
4476893 Schwelm Oct 1984 A
4543875 Imhof Oct 1985 A
4581624 O'Connor Apr 1986 A
4593719 Leonard et al. Jun 1986 A
4628576 Giachino et al. Dec 1986 A
4647013 Giachino et al. Mar 1987 A
4661835 Gademann et al. Apr 1987 A
4687419 Suzuki et al. Aug 1987 A
4772935 Lawler et al. Sep 1988 A
4821997 Zdeblick Apr 1989 A
4824073 Zdeblick Apr 1989 A
4826131 Mikkor May 1989 A
4828184 Gardner et al. May 1989 A
4869282 Sittler et al. Sep 1989 A
4938742 Smits Jul 1990 A
4943032 Zdeblick Jul 1990 A
4946350 Suzuki et al. Aug 1990 A
4959581 Dantlgraber Sep 1990 A
4966646 Zdeblick Oct 1990 A
5000009 Clanin Mar 1991 A
5029805 Albarda et al. Jul 1991 A
5037778 Stark et al. Aug 1991 A
5050838 Beatty et al. Sep 1991 A
5054522 Kowanz et al. Oct 1991 A
5058856 Gordon et al. Oct 1991 A
5061914 Busch et al. Oct 1991 A
5064165 Jerman Nov 1991 A
5065978 Albarda et al. Nov 1991 A
5066533 America et al. Nov 1991 A
5069419 Jerman Dec 1991 A
5074629 Zdeblick Dec 1991 A
5082242 Bonne et al. Jan 1992 A
5096643 Kowanz et al. Mar 1992 A
5116457 Jerman May 1992 A
5131729 Wetzel Jul 1992 A
5133379 Jacobsen et al. Jul 1992 A
5142781 Mettner et al. Sep 1992 A
5161774 Engelsdorf et al. Nov 1992 A
5169472 Goebel Dec 1992 A
5176358 Bonne et al. Jan 1993 A
5177579 Jerman Jan 1993 A
5178190 Mettner Jan 1993 A
5179499 MacDonald et al. Jan 1993 A
5180623 Ohnstein Jan 1993 A
5197517 Perera Mar 1993 A
5209118 Jerman May 1993 A
5215244 Buchholz et al. Jun 1993 A
5216273 Doering et al. Jun 1993 A
5217283 Watanabe Jun 1993 A
5222521 Kihlberg Jun 1993 A
5238223 Mettner et al. Aug 1993 A
5244537 Ohnstein Sep 1993 A
5267589 Watanabe Dec 1993 A
5271431 Mettner et al. Dec 1993 A
5271597 Jerman Dec 1993 A
5309943 Stevenson et al. May 1994 A
5323999 Bonne et al. Jun 1994 A
5325880 Johnson et al. Jul 1994 A
5333831 Barth et al. Aug 1994 A
5336062 Richter Aug 1994 A
5355712 Petersen et al. Oct 1994 A
5368704 Madou et al. Nov 1994 A
5375919 Furuhashi Dec 1994 A
5400824 Gschwendtner et al. Mar 1995 A
5417235 Wise et al. May 1995 A
5445185 Watanabe et al. Aug 1995 A
5458405 Watanabe Oct 1995 A
5543349 Kurtz et al. Aug 1996 A
5553790 Findler et al. Sep 1996 A
5566703 Watanabe et al. Oct 1996 A
5577533 Cook, Jr. Nov 1996 A
5589422 Bhat Dec 1996 A
5611214 Wegeng et al. Mar 1997 A
5785295 Tsai Jul 1998 A
5810325 Carr Sep 1998 A
5838351 Weber Nov 1998 A
5848605 Bailey et al. Dec 1998 A
5856705 Ting Jan 1999 A
5873385 Bloom et al. Feb 1999 A
5908098 Gorman et al. Jun 1999 A
5909078 Wood et al. Jun 1999 A
5926955 Kober Jul 1999 A
5941608 Campau et al. Aug 1999 A
5954079 Barth et al. Sep 1999 A
5955817 Dhuler et al. Sep 1999 A
5970998 Talbot et al. Oct 1999 A
5994816 Dhuler et al. Nov 1999 A
6019437 Barron et al. Feb 2000 A
6023121 Dhuler et al. Feb 2000 A
6038928 Maluf et al. Mar 2000 A
6041650 Swindler et al. Mar 2000 A
6096149 Hetrick et al. Aug 2000 A
6105737 Weigert et al. Aug 2000 A
6114794 Dhuler et al. Sep 2000 A
6116863 Ahn et al. Sep 2000 A
6123316 Biegelsen et al. Sep 2000 A
6124663 Haake et al. Sep 2000 A
6171972 Mehregany et al. Jan 2001 B1
6182742 Takahashi et al. Feb 2001 B1
6224445 Neukermans et al. May 2001 B1
6255757 Dhuler et al. Jul 2001 B1
6279606 Hunnicutt et al. Aug 2001 B1
6283441 Tian Sep 2001 B1
6318101 Pham et al. Nov 2001 B1
6321549 Reason et al. Nov 2001 B1
6386507 Dhuler et al. May 2002 B2
6390782 Booth et al. May 2002 B1
6408876 Nishimura et al. Jun 2002 B1
6494804 Hunnicutt et al. Dec 2002 B1
6505811 Barron et al. Jan 2003 B1
6520197 Deshmukh et al. Feb 2003 B2
6523560 Williams et al. Feb 2003 B1
6533366 Barron et al. Mar 2003 B1
6540203 Hunnicutt Apr 2003 B1
6581640 Barron Jun 2003 B1
6637722 Hunnicutt Oct 2003 B2
6662581 Hirota et al. Dec 2003 B2
6694998 Hunnicutt Feb 2004 B1
6724718 Shinohara et al. Apr 2004 B1
6755761 Hunnicutt et al. Jun 2004 B2
6761420 Maluf et al. Jul 2004 B2
6845962 Barron et al. Jan 2005 B1
6872902 Cohn et al. Mar 2005 B2
6902988 Barge et al. Jun 2005 B2
6958255 Khuri-Yakub et al. Oct 2005 B2
6966329 Liberfarb Nov 2005 B2
7011378 Maluf et al. Mar 2006 B2
7063100 Liberfarb Jun 2006 B2
7210502 Fuller et al. May 2007 B2
7367359 Maluf et al. May 2008 B2
7372074 Milne et al. May 2008 B2
7449413 Achuthan et al. Nov 2008 B1
7528689 Lee et al. May 2009 B2
8113448 Keating Feb 2012 B2
8113482 Hunnicutt Feb 2012 B2
8156962 Luckevich Apr 2012 B2
20020014106 Srinivasan et al. Feb 2002 A1
20020029814 Unger et al. Mar 2002 A1
20020096421 Cohn et al. Jul 2002 A1
20020174891 Maluf et al. Nov 2002 A1
20030061889 Tadigadapa et al. Apr 2003 A1
20030098612 Maluf et al. May 2003 A1
20030159811 Nurmi Aug 2003 A1
20030206832 Thiebaud et al. Nov 2003 A1
20040115905 Barge et al. Jun 2004 A1
20050121090 Hunnicutt Jun 2005 A1
20050200001 Joshi et al. Sep 2005 A1
20050205136 Freeman Sep 2005 A1
20060017125 Lee et al. Jan 2006 A1
20060067649 Tung et al. Mar 2006 A1
20060218953 Hirota Oct 2006 A1
20070251586 Fuller et al. Nov 2007 A1
20070289941 Davies Dec 2007 A1
20080028779 Song Feb 2008 A1
20080042084 Fuller Feb 2008 A1
20080072977 George et al. Mar 2008 A1
20080229770 Liu Sep 2008 A1
20080271788 Matsuzaki et al. Nov 2008 A1
20090123300 Uibel May 2009 A1
20090186466 Brewer Jul 2009 A1
20100019177 Luckevich Jan 2010 A1
20100038576 Hunnicutt Feb 2010 A1
20100204840 Sun et al. Aug 2010 A1
20100225708 Peng et al. Sep 2010 A1
20120000550 Hunnicutt et al. Jan 2012 A1
Foreign Referenced Citations (42)
Number Date Country
2215526 Oct 1973 DE
2930779 Feb 1980 DE
3401404 Jul 1985 DE
4101575 Jul 1992 DE
4417251 Nov 1995 DE
4422942 Jan 1996 DE
250948 Jan 1988 EP
261972 Mar 1988 EP
1024285 Aug 2000 EP
2238267 May 1991 GB
SHO 39-990 Feb 1964 JP
04-000003 Jan 1992 JP
06-117414 Apr 1994 JP
2000-187041 Jul 2000 JP
2001184125 Jul 2001 JP
2001-281265 Oct 2001 JP
2003-049933 Feb 2003 JP
SHO 63-148062 Jul 2003 JP
2006-080194 Mar 2006 JP
9916096 Apr 1999 WO
9924783 May 1999 WO
0014415 Mar 2000 WO
0014415 Jul 2000 WO
2005084211 Sep 2005 WO
2005084211 Jan 2006 WO
2006076386 Jul 2006 WO
2008076388 Jun 2008 WO
2008076388 Aug 2008 WO
2008121365 Oct 2008 WO
2008121369 Oct 2008 WO
2010019329 Feb 2010 WO
2010019329 Feb 2010 WO
2010019665 Feb 2010 WO
2010019665 Feb 2010 WO
2010065804 Jun 2010 WO
2010065804 Jun 2010 WO
2011022267 Feb 2011 WO
2011022267 Feb 2011 WO
2011094300 Aug 2011 WO
2011094300 Aug 2011 WO
2011094302 Aug 2011 WO
2011094302 Aug 2011 WO
Non-Patent Literature Citations (51)
Entry
B.E. Deal and A.S. Grove, General relationship for the thermal Oxidation of Silicon, 1965, Journal of Applied Physics, 36, 3770.
Hikaru Kobayashi Asuha, Osamu Maida, Masao Takahashi, and Hitoo Iwasa, Nitric acid oxidation of Si to form ultrathin silicon dioxide layers with a low leakage current density, 2003, Journal of Applied Physics, 94, 7328.
Scott Clark, Etching Silicon Dioxide with Aqueous HF Solutions, Copyright 1998-2000, Bold Technologies Inc., http://www.bold-tech.com/technical/silicon—dioxide.htm.
Chunbo Zhang and Khalil Najafi, Fabrication of thick silicon dioxide layers for thermal isolation, 2004, J. Micromech. Microeng. 14 769-774.
PCT International Search Report and the Written Opinion, PCT/US2011/022565 filed Jan. 26, 2011, dated Jan. 28, 2010, AM0036.
PCT International Search Report and the Written Opinion, PCT/US2011/022563 filed Jan. 26, 2011, dated Jan. 28, 2010, AM0032.
Ayon et al., “Etching Characteristics and Profile Control in a Time Multiplexed ICP Etcher,” Proc. of Solid State Sensor and Actuator Workshop Technical Digest, Hilton Head SC, (Jun. 1998) 41-44.
Bachmann, Stephan, “Electronic Expansion Valves: Fitters Notes (Part 8)”, Danfoss Fitters Notes, Jul. 2008.
Bartha et al., “Low Temperature Etching of Si in High Density Plasma Using SF6/02,” Microelectronic Engineering, and Actuator Workshop Technical Digest, Hilton Head SC, (Jun. 1998) 41-44.
Biography, Ohio State University Website [online], [retrieved Dec. 31, 2000]. Retrieved from the Internet <URL: http://www.chemistry.ohio-state.edu/resource/pubs/brochure/madou.htm>.
Booth, Steve and Kaina, Rachid, Fluid Handling—Big Gains from Tiny Valve, Appliance Design (Apr. 2008), pp. 46-48.
Changenet et al., “Study on predictive functional control of an expansion valve for controlling the evaporator superheat”, Proc.IMechE vol. 222 Part I, May 28, 2008, pp. 571-582.
Controls Overview for Microstaq Silicon Expansion Valve (SEV), Rev. 1, Dec. 2008 [online], [retrieved May 17, 2010]. Retrieved from the Internet <URL: http://www.microstaq.com/pdf/SEV—controls.pdf>.
Copeland, Michael V., Electronic valves promise big energy savings, Fortune, Sep. 9, 2008 [online], [retrieved Sep. 9, 2008]. Retrieved from the internet <URL: http://techland.blogs.fortune.cnn.com/2008/09/09/electronic-valves-promise-big-energy-savings>.
Fung et al., “Deep Etching of Silicon Using Plasma” Proc. Of the Workshop on Micromachining and Micropackaging of Transducers, (Nov. 7-8, 1984) pp. 159-164.
Gui, C. et al, “Selective Wafer Bonding by Surface Roughness Control”, Journal of The Electrochemical Society, 148 (4) G225-G228 (2001).
Gui, C. et al., “Fusion bonding of rough surfaces with polishing technique for silicon micromachining”, Microsystem Technologies (1997) 122-128.
Günther, Götz, “Entwicklung eines pneumatischen 3/2-Wege-Mikroventils”, O + P Olhydraulik Und Pneumatik, Vereinigte Fachverlage, Mainz, DE, vol. 42, No. 6, Jun. 1, 1998, pp. 396-398, XP000831050, ISSN: 0341-2660.
Higginbotham, Stacey, Microstaq's Tiny Valves Mean Big Energy Savings [online], [retrieved Dec. 8, 2008]. Retrieved from the Internet <URL: http//earth2tech.com/2008/09/09/microstaqs-tiny-valves-mean-big-energysavings (posted Sep. 9, 2008)>.
J. Mark Noworolski, et al.,“Process for in-plane and out-of-plane single-crystal-silicon thermal microactuators”, Sensors and Actuators A 55 (1996); pp. 65-69.
Jonsmann et al., “Compliant Electra-thermal Microactuators”, IEEE Technical Digest , Twelfth IEEE International Conference on Micro Electro Mechanical Systems Jan. 17-21, 1999, Orlando, Florida, pp. 588-593, IEEE Catalog No. 99CH36291C.
K.R. Williams et al., “A Silicon Microvalve for the Proportional Control of Fluids”, Transducers '99, Proc. 10th International Conference on Solid State Sensors and Actuators, held Jun. 7-10, 1999, Sendai, Japan, pp. 18-21.
Keefe, Bob, Texas firm says value-replacing chip can drastically cut energy use, Atlanta Metro News, Sep. 10, 2008 [online], [retrieved Sep. 10, 2008]. Retrieved from the Internet <URL: http://www.ajc.com/search/content/shared/money/stories/2008/09/microstaq10—cox-F9782.html>.
Klaassen et al., “Silicon Fusion Bonding and Deep Reactive Ion Etching; A New Technology for Microstructures,” Proc., Transducers 95 Stockholm Sweden, (1995) 556-559.
Linder et al., “Deep Dry Etching Techniques as a New IC Compatible Tool for Silicon Micromachining,” Proc, Transducers, vol. 91, (Jun. 1991) pp. 524-527.
Luckevich, Mark, MEMS microvlaves: the new valve world, Valve World (May 2007), pp. 79-83.
Madou, Marc, “Fundamentals of Microfabrication”, Boca Raton: CRC Press, 1997, 405-406.
MEMS, Microfluidics and Microsystems Executive Review [online], Posted Apr. 16, 2009. [retrieved May 17, 2010]. Retrieved from the Internet <URL: http:www.memsinvestorjournal.com/2009/04/mems-applications-for-flow-control-.html>.
Microstaq Announces High Volume Production of MEMS-Based Silicon Expansion Valve [onlne], [retrieved Jan. 27, 2010]. Retrieved from the Internet <URL: http://www.earthtimes.org/articles/printpressstory.php?news+1138955 (posted Jan. 27, 2010)>.
Microstaq Product Descriptions, SEV, CPS-4, and PDA-3 [online], Published 2009, [retrieved May 17, 2010]. Retrieved from the Internet <URL: http://www.microstaq.com/products/index.html>.
Microstaq Product Description, Proportional Piloted Silicon Control Valve (CPS-4) [online], Published 2008, [retrieved May 17, 2010]. Retrieved from the Internet <URL: http://www.microstaq.com/products/cps4.html>.
Microstaq Product Description, Proportional Direct Acting Silicon Control Valve (PDA-3) [online], Published 2008, [retrieved May 17, 2010]. Retrieved from the Internet <URL: http://www.microstaq.com/products/pda3.html>.
Microstaq Technology Page [online], Published 2008, [retrieved May 17, 2010]. Retrieved from the Internet <URL: http://www.microstaq.com/technology/index.html>.
Petersen et al. “Surfaced Micromachined Structures Fabricated with Silicon Fusion Bonding” Proc., Transducers 91, (Jun. 1992) pp. 397-399.
Press Release, Freescale and Microstaq Join Forces on Smart Superheat Control System for HVAC and Refrigeration Efficiency (posted Jan. 22, 2008) [online], [retrieved May 17, 2010]. Retrieved from the Internet <URL: http://www.microstaq.com/pressReleases/prDetail—04.html>.
Press Release, Microstaq Unveils Revolutionary Silicon Expansion Valve at Demo 2008 [online], [retrieved May 17, 2010]. Retrieved from the Internet <URL: http://www.microstaq.com/pressReleases/prDetail—05.html (posted Sep. 8, 2008)>.
Press Release, Microstaq Mastering Electronic Controls for Fluid-Control Industry (posted May 5, 2005) [online[, [retrieved May 17, 2010]. Retrieved from the Internet <URL: http://www.microstaq.com/pressReleases/prDetail—02.html>.
Press Release, Nanotechnology Partnerships, Connections Spur Innovation for Fluid Control Industries (posted Jun. 9, 2005) [online], [retrieved May 17, 2010]. Retrieved from the Internet <URL: http://www.microstaq.com/pressReleases/prDetail—03.html>.
Product Review, greentechZONE Products for the week of May 18, 2009 [online], [retrieved May 17, 2010]. Retrieved from the Internet <URL: http://www.en-genius.net/site/zones/greentechZONE/product—reviews/grnp—051809>.
SEV Installation Instructions [online], [retrieved May 17, 2010]. Retrieved from the Internet <URL: http://www.microstaq.com/pdf/SEV—Instruction—sheet.pdf>.
Silicon Expansion Valve Information Sheet [online], [retrieved May 17, 2010]. Retrieved from the Internet <URL: http://www.microstaq.com/pdf/SEV—Infosheet—2—0.pdf>.
Silicon Expansion Valve (SEV)—For Heating, Cooling, and Refrigeration Applications [online], [retrieved May 17, 2010]. Retrieved from the Internet <URL: http://www.microstaq.com/pdf/SEV—Quicksheet.pdf>.
Silicon Expansion Valve Data Sheet [online], [retrieved May 17, 2010]. Retrieved from the Internet <URL: http://www.microstaq.com/pdf/SEV—Datasheet—1—8.pdf>.
SMIC Announces Successful Qualification of a MEMS Chip for Microstaq (posted Oct. 26, 2009) [online], [retrieved May 17, 2010]. Retrieved from the Internet <URL: http://www.prnewswire.com/news-releases/smic-announces-successful-qualification-of-a-mems-chip-for-microstaq-65968252.html (posted Oct. 26, 2009)>.
SMIC quals Microstaq MEMS chip for fluid control (posted Oct. 26, 2009) [online], [retrieved May 17, 2010]. Retrieved from the Internet <URL: http://www.electroiq.com/ElectroiQ/en-us/index/display/Nanotech—Article—Tools—Template.articles.small-times.nanotechmems.mems.microfluidics.2009.10.smic-quals—microstaq.html>.
Tiny Silicon Chip Developed by Microstaq Will Revolutionize Car Technology (posted May 19, 2005) [online], [retrieved May 19, 2005]. Retrieved from the Internet <URL: http://www.nsti.org/press/PRshow.html?id=160>.
Turpin, Joanna R., Soft Economy, Energy Prices Spur Interest in Technologies [online], Published Dec. 8, 2008. [retrieved May 18, 2010]. Retrieved from the Internet <URL: http://www.achrnews.com/copyright/BNP—GUID—9-5-2006—A—10000000000000483182>.
Uibel, Jeff, The Miniaturization of Flow Control (Article prepared for the 9th International Symposium on Fluid Control Measurement and Visualization (FLUCOME 2007)), Journal of Visualization (vol. 11, No. 1, 2008), IOS Press.
Yunkin et al., “Highly Anisotropic Selective Reactive Ion Etching of Deep Trenches in Silicon,” Microelectronic Engineering, Elsevier Science B.V., vol. 23, (1994) pp. 373-376.
Zhixiong Liu et al., “Micromechanism fabrication using silicon fusion bonding”, Robotics and Computer Integrated Manufacturing 17 (2001) 131-137.
Chinese First Office Action, Application No. CN 201180007647.1, dated Aug. 4, 2014.
Related Publications (1)
Number Date Country
20120295371 A1 Nov 2012 US
Provisional Applications (1)
Number Date Country
61299334 Jan 2010 US