The present invention generally relates to double patterning processes for producing patterned thin-film structures and, in particular, relates to resist pattern protection techniques for double patterning applications.
Double patterning processes are used in the semiconductor industry to practically double the photolithographic resolution for a dense line/spacing patterning.
In the hard drive or, more particularly, thin film read-write heads (TFH) industry, such a double patterning process can be used to form a perpendicular magnetic recording (PMR) write head having a zero chisel angle nose shape with no nose corner rounding.
These prior art double patterning processes are complex, involving two or more pattern transfer operations involving RIE or mill/lift-off steps. The complexity inherent in the prior art double patterning processes makes these approaches expensive in manufacturing, and process variations can be large from the double lithography and double pattern transfer operations.
Various embodiments of the present invention solve the foregoing problems by providing photolithography double patterning processes with a single pattern transfer operation involving RIE, milling or lift-off operations.
According to one aspect of the subject disclosure, a method of patterning a material is disclosed. The method can comprise forming a first resist pattern on a field. The method can further comprises depositing a protective layer over the first resist pattern and at least a portion of the field. The method can further comprise forming a second resist pattern over a portion of the protective layer. The method can further comprise removing a portion of a material to be patterned deposited adjacent to the first and second resist patterns.
According to one aspect of the subject disclosure, a method of patterning a hard mask is disclosed. The method can comprise forming a first resist pattern over a field. The method can further comprise depositing a protective layer over the first resist pattern and at least a first portion of the field. The method can further comprise forming a second resist pattern over at least a portion of the protective layer. The method can further comprise depositing a hard mask material over the first and second resist patterns and at least a second portion of the field not covered by the first and second resist patterns. The method can further comprise forming a patterned hard mask by removing a portion of the hard mask material deposited over the first and second resist patterns.
It is to be understood that both the foregoing summary of the invention and the following detailed description are exemplary and explanatory and are intended to provide further explanation of the invention as claimed.
The accompanying drawings, which are included to provide further understanding of the invention and are incorporated in and constitute a part of this specification, illustrate embodiments of the invention and together with the description serve to explain the principles of the invention.
In the following detailed description, numerous specific details are set forth to provide a full understanding of the present invention. It will be apparent, however, to one ordinarily skilled in the art that the present invention may be practiced without some of these specific details. In other instances, well-known structures and techniques have not been shown in detail to avoid unnecessarily obscuring the present invention.
The process 300 begins start state 301 and proceeds to operation 310 in which a base structure is provided. In the illustrated example of
The process 300 proceeds to operation 320 in which a first resist pattern 440 is formed over the field 422 by a first lithography. The first lithography can include photolithography in which a photoresist is applied on a wafer, the applied resist (either positive or negative) is exposed to a UV light through a patterned mask, and a portion of the resist (either exposed or unexposed) is dissolved by a solution called “developer.” Such a lithographic technique is well-known in the art and is not separately described herein for the sake of brevity.
The process 300 proceeds to operation 330 in which a protective layer 450 is deposited over the first resist pattern 440 and a portion of the field 422 not covered by the first resist pattern 440. While the protective layer 450 is shown to be deposited on all of the first resist pattern 440 and all of the portion of the field 422 not covered by the first resist pattern 440 in the illustrated embodiment of
The process 300 proceeds to operation 340 in which a second resist pattern 460 is formed over a portion of the protective layer 450. The operation 340 can use a lithographic technique that is the same as or different from the lithographic technique used to form the first resist pattern 440. In an embodiment in which the protective layer 450 covers only part of the uncovered portion of the field 422 as discussed above, all or part of the second resist pattern 460 may be formed directly on the field 422 without an interposing protective layer.
In an alternative embodiment exemplified by
For both embodiments, the process 300 proceeds to operation 360 in which a portion of the material to be patterned (420 or 670) is removed. In the embodiment exemplified by
In the alternative embodiment exemplified by
While some layers or materials (e.g., the material to be patterned 670) were described above as being “disposed or deposited over” previous layers or materials (e.g., the first and second resist patterns 640, 660) for the illustrated embodiments of
In the TFH industry, a damascene process may be used to form a perpendicular magnetic recording (PMR) writing head. The damascene process involves forming a groove or a trench in an alumina layer, and then depositing (e.g., electroplating) a pole material (e.g., CoNiFe) into the trench to form a write pole. A patterned hard mask (HM) comprising a metal (e.g., Ru or NiFe) is often employed for patterning the alumina layer.
The process 500 begins at start state 501 and proceeds to operation 510 in which a first lithography is performed to form a first resist pattern 640 over a field 622 (e.g., an upper surface) belonging to a base structure 601. In the illustrated example, the base structure 601 comprises a substrate 610 and an alumina (Al2O3) layer 620. The first lithography can include any lithographic technique such as photolithography described above with respect to
The process 500 proceeds to operation 520 in which a protective layer 650 is deposited over the first resist pattern 640 and a portion of the field 622 not covered by the first resist pattern 640. While the protective layer 650 is shown to be deposited over all of the first resist pattern 640 and all of the portion of the field 622 not covered by the first resist pattern 640 in the illustrated embodiment of
The process 500 proceeds to operation 530 in which a second resist pattern 660 is formed over a portion of the protective layer 650. The second resist formation operation 530 can use a lithographic technique that is the same as or different from the lithographic technique used to form the first resist pattern 640. In an alternative embodiments in which the protective layer 650 covers only part of the uncovered portion of the field 622, all or part of the second resist pattern 660 may be formed directly on the field 622 without an interposing protective layer. In the illustrated example, the second resist pattern 660 has a substantially triangle shape and covers the anchoring portion 642 of the first resist pattern 640.
The process 500 proceeds to operation 540 in which a hard mask (HM) material 670 is deposited over the first and second resist patterns 640, 660 and a portion of the field 622 that is not covered by the first and second resist patterns 640, 660. In the embodiment illustrated in
The process 500 proceeds to operation 550 in which at least portions of the first and second resist patterns 640 and 660 are exposed to prepare for a lift-off operation to be discussed below with respect to operation 560. In the illustrated example, the operation 550 includes side-milling portions of the protective layer 650 and the HM material 670 deposited on lateral sides of the first resist pattern 640 (as indicated by arrows 605) and also side-milling a portion of the HM material 670 deposited on lateral sides of the second resist pattern 660. The operation 550 is designed to expose some portions (e.g., lateral sides) of the first and second resist patterns 640, 660 so that a wet or dry etchant can access the patterns 640, 660 during operation 560 described below.
The process 500 proceeds to operation 560 in which a portion of the hard mask deposited over the first and second resist patterns 640, 660 is removed to form a patterned HM 672. In the illustrated example, the removal is achieved by a lift-off operation in which the first and second resist patterns 640, 660 are removed along with a portion of the HM material 670 deposited thereon by exposing the patterns 640, 660 to a wet or dry etching process. Side and top views of the resulting structure 609 with the patterned HM 672 are shown in sub-
The exemplary double patterning processes set forth above may be applied to many double patterning applications in semiconductor and TFH industries. The exemplary double patterning processes set forth above enjoy various benefits as compared to prior art double patterning processes including: being simpler with only one pattern transfer step for robust and reliable high volume manufacturing. For example, the double patterning processes of the subject disclosure can significantly simplify the manufacturing process as compared to the prior art double patterning processes by consolidating two pattern transfer operations into one transfer operation. The simplification not only reduces manufacturing costs but can also enhance quality and/or reduce defect rate by reducing process variations relating to sizes and relative locations of resulting features, such as the rectangular-shaped portion 676 and the triangular-shaped portion 674 for example.
The description of the invention is provided to enable any person skilled in the art to practice the various embodiments described herein. While the present invention has been particularly described with reference to the various figures and embodiments, it should be understood that these are for illustration purposes only and should not be taken as limiting the scope of the invention.
There may be many other ways to implement the invention. Various functions and elements described herein may be partitioned differently from those shown without departing from the spirit and scope of the invention. Various modifications to these embodiments will be readily apparent to those skilled in the art, and generic principles defined herein may be applied to other embodiments. Thus, many changes and modifications may be made to the invention, by one having ordinary skill in the art, without departing from the spirit and scope of the invention.
A reference to an element in the singular is not intended to mean “one and only one” unless specifically stated, but rather “one or more.” The term “some” refers to one or more. Underlined and/or italicized headings and subheadings are used for convenience only, do not limit the invention, and are not referred to in connection with the interpretation of the description of the invention. All structural and functional equivalents to the elements of the various embodiments of the invention described throughout this disclosure that are known or later come to be known to those of ordinary skill in the art are expressly incorporated herein by reference and intended to be encompassed by the invention. Moreover, nothing disclosed herein is intended to be dedicated to the public regardless of whether such disclosure is explicitly recited in the above description.
Number | Name | Date | Kind |
---|---|---|---|
5882996 | Dai | Mar 1999 | A |
7133253 | Seagle et al. | Nov 2006 | B1 |
7531456 | Kwon et al. | May 2009 | B2 |
20020175142 | Maejima | Nov 2002 | A1 |
20060273456 | Sant et al. | Dec 2006 | A1 |
20070279802 | Sasaki et al. | Dec 2007 | A1 |
20070287299 | Lee et al. | Dec 2007 | A1 |
20080081461 | Lee et al. | Apr 2008 | A1 |
20080090418 | Jeon et al. | Apr 2008 | A1 |
20080296737 | Weis et al. | Dec 2008 | A1 |
20080316644 | Lee et al. | Dec 2008 | A1 |
20090053651 | Hatakeyama et al. | Feb 2009 | A1 |
Entry |
---|
H. Xiao, Introduction to Semiconductor Manufacturing Technology, published by Prentice Hall, 2001, ISBN 0-13-022404-9, pp. 328-332. |
Dictionary definetion of “resist” by Merriam-Webster, http://www.merriam-webster.com/dictionary/resist?show=1&t=1343408787. |
E.C. Snow, et al., Proceedings of the IEEE, vol. 85, No. 4, Apr. 1997, pp. 601-611. |