Claims
- 1. A method of manufacturing a semiconductor device in which a gate transistor is operable to store information in a capacitor formed of a storage node, which is arranged at a crossing between a bit line and a word line, a capacitor insulating film and a cell plate electrode, comprising the steps of:preparing a substrate on which a dielectric member and a semiconductor layer are formed successively; forming a first conductive layer containing impurity of a first conductivity type at a surface of said semiconductor layer, said first conductive layer forming one of source/drain regions and also forming said bit line; forming a first interlayer insulating film on said substrate; forming a gate electrode, which forms said word line and has upper and lower surfaces, on said first interlayer insulating film; forming a second interlayer insulating film on said substrate to cover said gate electrode; forming a contact hole which penetrates said first interlayer insulating film, said gate electrode and said second interlayer insulating film, and reaches a surface of said first conductive layer; covering a side wall of said contact hole with a gate insulating film; forming a second semiconductor layer on said substrate, said second semiconductor layer being in contact with the surface of said first conductive layer and filling said contact hole; implanting impurity of the first conductivity type into a surface of said second semiconductor layer; diffusing said impurity implanted into the surface of said second semiconductor layer into said second semiconductor layer, and diffusing said impurity contained in said first conductive layer from said first conductive layer into said second semiconductor layer, whereby said second semiconductor layer is provided with a region, which forms the other of said source/drain regions and also forms said storage node, and a channel region, which is located between said other of said source/drain regions and said one of said source/drain regions; forming a capacitor insulating film on said other of said source/drain regions; and forming a cell plate on said storage node with said capacitor insulating film therebetween.
- 2. The method of manufacturing the semiconductor device according to claim 1, further comprising the step of siliciding an outer surface of said gate electrode prior to formation of said second interlayer insulating film after forming said gate electrode.
- 3. The method of manufacturing the semiconductor device according to claim 1, further comprising the step of siliciding the surface of said first conductive layer prior to formation of said first interlayer insulating film after forming said first conductive layer which also forms said bit line.
- 4. The method of manufacturing the semiconductor device according to claim 1, wherein said bit line is formed by forming an LOCOS oxide film between the adjacent bit lines.
- 5. The method of manufacturing the semiconductor device according to claim 1, wherein said step of forming said contact hole includes the steps of:forming an opening in said second interlayer insulating film; covering an inner wall of said opening with an oxide film; and forming a hole, which penetrates said gate electrode and said first interlayer insulating film, with a mask formed of said oxide film.
- 6. The method of manufacturing the semiconductor device according to claim 1, wherein said formation of said bit line is performed with a phase shift mask including a portion which does not shift a phase, and a portion which shifts a phase by 180°.
- 7. The method of manufacturing the semiconductor device according to claim 1, wherein said formation of said word line is performed with a phase shift mask including a portion which does not shift a phase, and a portion which shifts a phase by 180°.
- 8. The method of manufacturing the semiconductor device according to claim 1, wherein said formation of said contact hole is performed with a phase shift mask including a portion which does not shift a phase, a portion which shifts a phase by 90°, a portion which shifts a phase by 180°, and a portion which shifts a phase by 270°.
- 9. The method of manufacturing the semiconductor device according to claim 1, wherein said step of forming said gate electrode includes the steps of:depositing amorphous silicon on said first interlayer insulating film; and performing solid-phase growth of said amorphous silicon to change the same into polysilicon having a gain diameter larger than that of said amorphous silicon.
- 10. The method of manufacturing the semiconductor device according to claim 1, further comprising the steps of:forming an LDD portion between said bit line and said channel region; and forming an LDD between said storage node and said channel region.
- 11. The method of manufacturing the semiconductor device according to claim 1, wherein said impurity of the first conductivity type contains phosphorus.
- 12. The method of manufacturing the semiconductor device according to claim 1, further comprising the step of implanting impurity of the second conductivity type into portions near the levels of said upper and lower surfaces of said gate electrode, after filling said contact hole with said semiconductor layer.
- 13. The method of manufacturing the semiconductor device according to claim 1, further comprising the step of forming irregularities at a surface of said storage node prior to formation of said cell plate after forming said storage node.
- 14. The method of manufacturing the semiconductor device according to claim 1, further comprising the steps of:forming an active region of an MOS transistor of a peripheral circuitry simultaneously with formation of said bit line; forming a gate insulating film of said MOS transistor on said active region; forming a gate electrode of said MOS transistor on said active region with said gate insulating film therebetween; implanting impurity into said bit line and simultaneously implanting said impurity into said active region of said MOS transistor to form source/drain regions of said MOS transistor; and siliciding a surface of said bit line as well as surfaces of said source/drain regions of said MOS transistor and said gate electrode of said MOS transistor.
- 15. A semiconductor device comprising a dynamic cell array using the semiconductor device set force in claim 1; and an MOS transistor, whereina dummy pattern which is patterned simultaneously with a gate electrode forming a word line is disposed on a channel of said MOS transistor.
Priority Claims (1)
Number |
Date |
Country |
Kind |
6-112997 |
May 1994 |
JP |
|
Parent Case Info
This application is a Divisional of application Ser. No. 09/038,981 filed Mar. 12, 1998 now U.S. Pat. No. 6,150,688, which is a Divisional of application Ser. No. 08/758,841, filed Dec. 2, 1996, now U.S. Pat. No. 5,780,888, which is a Divisional of application Ser. No. 08/648,828, filed May 16, 1996, now U.S. Pat. No. 5,627,390, which is a Continuation of application Ser. No. 08/313,472, filed Sep. 27, 1994, now abandoned.
US Referenced Citations (14)
Foreign Referenced Citations (12)
Number |
Date |
Country |
4418352 |
Nov 1995 |
DE |
63-211750 |
Sep 1988 |
JP |
1-282859 |
Nov 1989 |
JP |
2-159058 |
Jun 1990 |
JP |
2-198170 |
Aug 1990 |
JP |
3-114233 |
May 1991 |
JP |
3-225873 |
Oct 1991 |
JP |
4-176168 |
Jun 1992 |
JP |
4-282865 |
Oct 1992 |
JP |
5-29573 |
Feb 1993 |
JP |
5-160408 |
Jun 1993 |
JP |
5-345126 |
Dec 1993 |
JP |
Non-Patent Literature Citations (1)
Entry |
“A Surrounding Gate Transistor (SGT) Cell for 64/256 MBIT DRAMS” by Sunouchi et al., IEDM 89-23 (1989), pp. 23-26. |
Continuations (1)
|
Number |
Date |
Country |
Parent |
08/313472 |
Sep 1994 |
US |
Child |
08/648828 |
|
US |