Claims
- 1. An MOS inverter including an N-channel MOS-FET and a P-channel MOS-FET which comprises a monocrystalline silicon semiconductor substrate of N-type impurity having a planar face, a P-type island formed in said planar face, first and second N+ type laterally spaced regions formed in the planar face of said P-type island, first and second P+ type regions formed in the planar face of said substrate laterally spaced from said N+ type regions, a third P+ type region in said planar face of said substrate extending down to the PN junction between said P-type region and said N-type substrate which lies near the outer side edge of the substrate; a third N+ type region extending down from the planar face of said substrate into contact with said substrate, an oxygen doped polycrystalline semiconductor layer interfaced with the planar face of said substrate including said P+ and N+ regions, the oxygen content of said polycrystalline layer being between 2 and 45 atomic percent, the thickness of said polycrystalline layer over the substrate region lying between said first and second P+ regions and the thickness of said polycrystalline layer over the region of said first P-type region lying between said first and second N+ regions being substantially thinner than that lying over the remaining portions of the planar face, a layer of an insulating semiconductor material overlying the thicker portions of said polycrystalline layer, and in two regions in contact with said P-type island and said N-type substrate, a pair of gate electrodes extending down into complete surface contact with said two regions of insulating material, said gate electrodes being externally connected together, a source electrode extending through said insulating layer and said polycrystalline layer into contact with said first N+ region and said third P+ region, a drain electrode extending through said insulating layer and said polycrystalline layer into contact with said second P+ region and said third N+ region, a single contact extending through said insulating layers and said polycrystalline layers at two places into contact with said second N+ region and said first P+ region, the density of the surface states of the interface between said polycrystalline layer and said substrate being less than 10.sup.10 states/(cm.sup.2.eV) in the center of the forbidden band, the electrical property of said layer reducing the influence of an electrical field.
- 2. An MOS inverter including, an N-channel MOS-FET and a P-channel MOS-FET which comprises a monocrystalline silicon semiconductor substrate of N-type impurity having a planar face, a P-type island formed in said planar face, first and second N+ type laterally spaced regions formed in the planar face of said P-type island, first and second P+ type regions formed in the planar face of said substrate laterally spaced from said N+ type regions, a third P+ type region in said planar face of said substrate extending down to the PN junction between said P-type region and said N-type substrate which lies near the outer side edge of the substrate; a thire N+ type region extending down from the planar face of said substrate into contact with said substrate, an oxygen doped polycrystalline semiconductor layer interfaced with the planar face of said substrate including said P+ and N+ regions, the oxygen content of said polycrystalline layer being between 2 and 45 atomic percent, the thickness of said polycrystalline layer over the substrate region lying between said first and second P+ regions and the thickness of said polycrystalline layer over the region of said first P-type region lying between said first and second N+ regions being substantially thinner than that lying over the remaining portions of the planar face, a layer of an insulating semiconductor material overlying the thicker portions of said polycrystalline layer and in two regions in contact with said P-type island and said N-type substrate, a pair of gate electrodes extending down into complete surface contact with said two regions of insulating material, said gate electrodes being externally connected together, a source electrode extending through said insulating layer and said polycrystalline layer into contact with said first N+ region and said third P+ region, a drain electrode extending through said insulating layer and said polycrystalline layer into contact with said second P+ region and said third N+ region, a single contact extending through said insulating layers and said polycrystalline layers at two placed into contact with said second N+ region and said first P+ region, the surface density of fixed charges being less than 10.sup.10 /cm.sup.2 in said polycrystalline layer, the electrical property of said layer reducing the influence of an electrical field.
Priority Claims (2)
Number |
Date |
Country |
Kind |
49-36175 |
Mar 1974 |
JPX |
|
50-54943 |
May 1975 |
JPX |
|
CROSS REFERENCE TO RELATED APPLICATION
This is a continuation, of application Ser. No. 682,449, filed May 3, 1976 abandoned and a continuation-in-part of Ser. No. 561,532, filed Mar. 24, 1975, now Pat. No. 4,014,037.
US Referenced Citations (7)
Number |
Name |
Date |
Kind |
B535209 |
Kajiwara et al. |
Mar 1976 |
|
3731161 |
Yamamoto |
May 1973 |
|
3878549 |
Yamazaki et al. |
Apr 1975 |
|
3925107 |
Goula et al. |
Dec 1975 |
|
3934399 |
Nishimura et al. |
Jan 1976 |
|
3971061 |
Matsushita et al. |
Jul 1976 |
|
3977019 |
Matsushita et al. |
Aug 1976 |
|
Foreign Referenced Citations (1)
Number |
Date |
Country |
300472 |
Apr 1968 |
SEX |
Non-Patent Literature Citations (1)
Entry |
P. Richman, "MOS Field-Effect Transistors and Integrated Circuits," .COPYRGT.1973, Wiley-Interscience, TK 7871, 85, R466, pp. 17-33, 137-141. |
Continuations (1)
|
Number |
Date |
Country |
Parent |
682449 |
May 1976 |
|
Continuation in Parts (1)
|
Number |
Date |
Country |
Parent |
561532 |
Mar 1975 |
|