Patent Grant
8432012
The present invention relates to semiconductor devices and the fabrication of semiconductor devices and more particularly, to Junction Barrier Schottky (JBS) diodes, and the fabrication of such diodes.
High voltage silicon carbide (SiC) Schottky diodes, which may have voltage blocking ratings between, for example, about 600V and about 2.5 kV, are expected to compete with silicon PIN diodes having similar voltage ratings. Such diodes may handle as much as about 100 amps or more of forward current, depending on their active area design. High voltage Schottky diodes have a number of important applications, particularly in the field of power conditioning, distribution and control.
An important characteristic of a SiC Schottky diode in such applications is its switching speed. Silicon-based PIN devices typically exhibit relatively poor switching speeds. A silicon PIN diode may have a maximum switching speed of approximately 20 kHz, depending on its voltage rating. In contrast, silicon carbide-based Schottky devices are theoretically capable of much higher switching speeds, for example, in excess of about 100 times better than silicon. In addition, silicon carbide devices may be capable of handling a higher current density than silicon devices.
A conventional SiC Schottky diode structure has an n-type SiC substrate on which an n− epitaxial layer, which functions as a drift region, is formed. The device typically includes a Schottky contact formed directly on the n− layer. A junction termination region, such as a guard ring and/or p-type JTE (junction termination extension) region, is typically formed to surround the Schottky junction active region. The purpose of junction termination region is to reduce or prevent electric field crowding at the edges of the Schottky junction, and to reduce or prevent the depletion region from interacting with the surface of the device. Surface effects may cause the depletion region to spread unevenly, which may adversely affect the breakdown voltage of the device. Other termination techniques include field plates and floating field rings that may be more strongly influenced by surface effects. A channel stop region may also be formed by implantation of n-type dopants in order to prevent the depletion region from extending to the edge of the device.
Regardless of the type of termination used, the Schottky diode will fail if a large enough reverse voltage is applied to the junction. Such failures are generally catastrophic, and may damage or destroy the device. Furthermore, even before the junction has failed, a Schottky diode may experience large reverse leakage currents. In order to reduce such leakage currents, the junction barrier Schottky (JBS) diode was developed. JBS diodes are sometimes referred to as Merged PIN-Schottky (MPS) diodes. A conventional JBS diode 10 is illustrated in
In forward operation, the junction J1 between the anode contact 18 and the drift layer 14 turns on before the junction J2 between the p+ regions 16 and the drift layer 14. Thus, at low forward voltages, the device exhibits Schottky diode behavior. That is, current transport in the device is dominated by majority carriers (electrons) injected across the Schottky junction J1 at low forward voltages. As there may be no minority carrier injection (and thus no minority charge storage) in the device at normal operating voltages, JBS diodes have fast switching speeds characteristic of Schottky diodes.
Under reverse bias conditions, however, the depletion regions formed by the PN junctions J2 between the p+ regions 16 and the drift layer 14 expand to block reverse current through the device 10, protecting the Schottky junction J1 and limiting reverse leakage current in the device 10. Thus, in reverse bias, the JBS diode 10 behaves like a PIN diode. The voltage blocking ability of the device 10 is typically determined by the thickness and doping of the drift layer 14 and the design of the edge termination.
One problem associated with silicon carbide based Schottky diodes under forward bias operation arises due to the nature of the Schottky junction J1. Namely, the Schottky junction of a silicon carbide based device may have a relatively high resistance compared, for example to a PIN junction. In some power switching applications, current surges (e.g., transient current spikes) may be experienced from time to time. In Schottky devices, such current surges may result in the dissipation of large amounts of power at the junction, which results in heating of the junction. Heating of the Schottky junction may lower the barrier of the junction, resulting in even more current flowing through the device. This phenomenon, known as thermal runaway, may damage or destroy the device.
Thermal runaway may also occur in devices under reverse bias conditions, as reverse leakage currents may increase with temperature as a result of thermal runaway. Furthermore, other problems may arise in reverse bias conditions. For example, as noted above, if the blocking voltage of the device is exceeded, the device may break down in an uncontrolled manner, which may damage or destroy the device.
A semiconductor device according to some embodiments includes a semiconductor layer having a first conductivity type and having a surface in which an active region of the semiconductor device is defined, and a plurality of spaced apart doped regions within the active region. The plurality of doped regions have a second conductivity type that is opposite the first conductivity type and define a plurality of exposed portions of the semiconductor layer within the active region. The plurality of doped regions include a plurality of rows extending in a longitudinal direction. Each of the rows includes a plurality of longitudinally extending segments, and the longitudinally extending segments in a first row at least partially overlap the longitudinally extending segments in an adjacent row in a lateral direction that is perpendicular to the longitudinal direction.
A first longitudinally extending segment in the first row may at least partially overlap two longitudinally extending segments in the adjacent row in the lateral direction.
Longitudinally adjacent ones of the longitudinally extending segments in the first row may be spaced apart by a distance L, and laterally adjacent ones of the longitudinally extending segments in adjacent rows may be spaced apart by a distance W, L is about equal to W.
Any point in the active region of the semiconductor device may be at least as close to at least one of the longitudinally extending segments as one half of a spacing between overlapping portions of laterally adjacent ones of the longitudinally extending segments in adjacent rows.
Any point in the active region of the semiconductor device may be at least as close to at least one of the longitudinally extending segments as one half of a spacing between longitudinally adjacent ones of the longitudinally extending segments in a row.
The device may further include a metal region in contact with the exposed portions of the semiconductor layer and the doped regions.
The semiconductor layer may include a silicon carbide semiconductor layer. The doped regions include p-type silicon carbide may have a dopant concentration of from about 1×1017 to about 1×1018 cm−3.
The device may further include a second doped region in the semiconductor layer having a doping concentration that is greater than a doping concentration of the doped regions. The plurality of doped regions and the second doped region may be located at the surface of the semiconductor layer, and a ratio of a surface area occupied by the plurality of doped regions and the second doped region to a total surface area of the active region of the diode is about less than about 0.4.
The device may further include a metal layer on the semiconductor layer that forms a Schottky junction with the exposed portions of the semiconductor layer. A turn-on voltage of a p-n junction between the second doped region and the semiconductor layer is higher than a turn-on voltage of the Schottky junction between the metal layer and the exposed portions of the semiconductor layer.
The doped regions may have a thickness and dopant concentration such that punch-through of p-n junctions between the doped regions and the semiconductor layer occurs at a lower voltage than breakdown of the Schottky junction between the metal layer and the exposed portions of the semiconductor layer.
The device may further include an edge termination region, and the doped regions may have a thickness and dopant concentration such that punch-through of p-n junctions between the doped regions and the semiconductor layer occurs at a lower voltage than a breakdown voltage of the edge termination region.
A method of forming a semiconductor device according to some embodiments includes providing a plurality of doped regions in a semiconductor layer, wherein the semiconductor layer has a first conductivity type and the doped regions have a second conductivity type opposite the first conductivity type such that the semiconductor layer and the first doped regions form respective p-n junctions. The plurality of doped regions include a plurality of rows extending in a longitudinal direction, each of the rows including a plurality of longitudinally extending segments, and the longitudinally extending segments in a first row may at least partially overlap the longitudinally extending segments in an adjacent row in a lateral direction that is perpendicular to the longitudinal direction. The method further includes providing a metal layer on the semiconductor layer. The metal layer forms a Schottky junction with the semiconductor layer and contacts the doped regions.
The method may further include providing a second doped region in the semiconductor layer. The second doped region may have a conductivity type opposite the conductivity type of the semiconductor layer and may have a dopant concentration higher than the dopant concentration of the doped regions. A second p-n junction between the second doped region and the semiconductor layer is configured to turn on at a voltage that is higher than a turn-on voltage of the Schottky junction between the metal layer and the semiconductor layer.
A first longitudinally extending segment in the first row may at least partially overlap two longitudinally extending segments in the adjacent row in the lateral direction.
Longitudinally adjacent ones of the longitudinally extending segments in the first row may be spaced apart by a distance L, and laterally adjacent ones of the longitudinally extending segments in adjacent rows may be spaced apart by a distance W, L is about equal to W.
The method may further include providing a second doped region in the semiconductor layer having a doping concentration that is greater than a doping concentration of the doped regions. The plurality of doped regions and the second doped region may be located at the surface of the semiconductor layer, and a ratio of a surface area occupied by the plurality of doped regions and the second doped region to a total surface area of the active region of the diode may be less than about 0.4.
The semiconductor layer may include a silicon carbide semiconductor layer. The doped regions include p-type silicon carbide may have a dopant concentration of from about 1×1017 to about 1×1018 cm−3.
The accompanying drawings, which are included to provide a further understanding of the invention and are incorporated in and constitute a part of this application, illustrate certain embodiment(s) of the invention. In the drawings:
Embodiments of the present invention now will be described more fully hereinafter with reference to the accompanying drawings, in which embodiments of the invention are shown. This invention may, however, be embodied in many different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. Like numbers refer to like elements throughout.
It will be understood that, although the terms first, second, etc. may be used herein to describe various elements, these elements should not be limited by these terms. These terms are only used to distinguish one element from another. For example, a first element could be termed a second element, and, similarly, a second element could be termed a first element, without departing from the scope of the present invention. As used herein, the term “and/or” includes any and all combinations of one or more of the associated listed items.
The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used herein, the singular forms “a”, “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises” “comprising,” “includes” and/or “including” when used herein, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.
Unless otherwise defined, all terms (including technical and scientific terms) used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this invention belongs. It will be further understood that terms used herein should be interpreted as having a meaning that is consistent with their meaning in the context of this specification and the relevant art and will not be interpreted in an idealized or overly formal sense unless expressly so defined herein.
It will be understood that when an element such as a layer, region or substrate is referred to as being “on” or extending “onto” another element, it can be directly on or extend directly onto the other element or intervening elements may also be present. In contrast, when an element is referred to as being “directly on” or extending “directly onto” another element, there are no intervening elements present. It will also be understood that when an element is referred to as being “connected” or “coupled” to another element, it can be directly connected or coupled to the other element or intervening elements may be present. In contrast, when an element is referred to as being “directly connected” or “directly coupled” to another element, there are no intervening elements present.
Relative terms such as “below” or “above” or “upper” or “lower” or “horizontal” or “lateral” or “vertical” may be used herein to describe a relationship of one element, layer or region to another element, layer or region as illustrated in the figures. It will be understood that these terms are intended to encompass different orientations of the device in addition to the orientation depicted in the figures.
Embodiments of the invention are described herein with reference to cross-section illustrations that are schematic illustrations of idealized embodiments (and intermediate structures) of the invention. The thickness of layers and regions in the drawings may be exaggerated for clarity. Additionally, variations from the shapes of the illustrations as a result, for example, of manufacturing techniques and/or tolerances, are to be expected. Thus, embodiments of the invention should not be construed as limited to the particular shapes of regions illustrated herein but are to include deviations in shapes that result, for example, from manufacturing. For example, an implanted region illustrated as a rectangle will, typically, have rounded or curved features and/or a gradient of implant concentration at its edges rather than a discrete change from implanted to non-implanted region. Likewise, a buried region formed by implantation may result in some implantation in the region between the buried region and the surface through which the implantation takes place. Thus, the regions illustrated in the figures are schematic in nature and their shapes are not intended to illustrate the actual shape of a region of a device and are not intended to limit the scope of the invention.
Some embodiments of the invention are described with reference to semiconductor layers and/or regions which are characterized as having a conductivity type such as n-type or p-type, which refers to the majority carrier concentration in the layer and/or region. Thus, n-type material has a majority equilibrium concentration of negatively charged electrons, while p-type material has a majority equilibrium concentration of positively charged holes. Some material may be designated with a “+” or “−” (as in n+, n−, p+, p−, n++, n−−, p++, p−−, or the like), to indicate a relatively larger (“+”) or smaller (“−”) concentration of majority carriers compared to another layer or region. However, such notation does not imply the existence of a particular concentration of majority or minority carriers in a layer or region.
The drift layer 114 may be formed, for example, from n-type silicon carbide of the 2H, 4H, 6H, 3C and/or 15R polytype having a dopant concentration of about 2×1014 to about 1×1017 cm−3, depending on design requirements for voltage blocking and on-resistance for the diode 100. Other types of semiconductor materials, such as GaN, GaAs, silicon or germanium may be used. In particular embodiments, the drift layer 114 includes 4H—SiC doped with n-type dopants at a concentration of about 5×1015 cm−3. The lightly doped regions 130 may be formed, for example, by ion implantation of p-type dopants such as boron and/or aluminum into the drift layer 114 at a concentration of about 1×1017 to about 1×1018 cm−3, and may extend to a depth of about 0.3 to about 0.5 μm beneath the surface of the drift layer 114. In particular embodiments, the lightly doped regions 130 may be doped at a dopant concentration of about 5×1017 cm−3, and may extend to a depth of about 0.3 μm beneath the surface of the drift layer 114.
A plurality of heavily doped regions 116 are also provided in the drift layer 114. The heavily doped regions 116 may be formed, for example, by ion implantation of p-type dopants such as boron and/or aluminum into the drift layer 114 at a concentration of about 1×1018 to about 1×1019 cm−3, and may extend to a depth of about 0.3 to about 0.5 μm beneath the surface of the drift layer 114. In particular embodiments, the heavily doped regions 116 may be doped at a dopant concentration of about 5×1018 cm−3, and may extend to a depth of about 0.3 μm beneath the surface of the drift layer 114. Regions 116 may be formed, for example, by epitaxial growth.
The lightly doped regions 130 shown in the embodiments of
The diode 100 may include an edge termination region 115 surrounding the active region 110 of the diode 100. The edge termination region 115 may include a junction termination extension (JTE) region, field rings, field plates, guard rings, and/or a combination of the foregoing or other terminations.
Additional conventional terminations of SiC Schottky diodes are described in “Planar Terminations in 4H—SiC Schottky Diodes With Low Leakage And High Yields” by Singh et al., ISPSD '97, pp. 157 160. A p-type epitaxy guard ring termination for a SiC Schottky Barrier Diode is described in “The Guard-Ring Termination for High-Voltage SiC Schottky Barrier Diodes” by Ueno et al., IEEE Electron Device Letters, Vol. 16, No. 7, July, 1995, pp. 331 332. Additionally, other termination techniques are described in published PCT Application No. WO 97/08754 entitled “SiC Semiconductor Device Comprising A PN Junction With A Voltage Absorbing Edge.”
Another type of junction termination is disclosed in U.S. Pat. No. 7,026,650, which is assigned to the assignee of the present invention, the disclosure of which is incorporated herein by reference as if set forth fully.
The ratio of the surface area of the active region 110 of the device 100 occupied by the lightly doped regions 130 and the heavily doped regions 116 to the total surface area of the active region 110 may affect both the reverse leakage current of the device 100 and the forward voltage drop of the device 100. For example, if the area occupied by the lightly doped regions 130 and the heavily doped regions 116 is increased relative to the total area of the active region 110, the reverse leakage current may be reduced, but the forward voltage drop of the device 100 may increase. Thus, the selection of the ratio of the surface area of the active region 110 of the device 100 occupied by the lightly doped regions 130 and the heavily doped regions 116 to the total surface area of the active region 110 may entail a trade-off between reverse leakage current and forward voltage drop. In some embodiments, the ratio of the surface area of the active region 110 of the device 100 occupied by the lightly doped regions 130 and the heavily doped regions 116 to the total surface area of the active region 110 may be between about 2% and 40%.
An anode contact 118 on the surface of the drift layer 114 forms a Schottky junction J4 with the exposed portions 114A of the drift layer 114 between adjacent lightly doped regions 130 and/or between a lightly doped region 130 and the heavily doped region 116. The anode contact 118 may include a metal, such as aluminum, titanium and/or nickel, that may form an ohmic contact with the heavily doped region 116, while forming a Schottky contact with the drift layer 114.
A cathode contact 120 is formed on a side of the substrate 112 opposite the drift layer 114. The cathode contact 120 may include a metal, such as nickel, that is capable of forming an ohmic contact to n-type silicon carbide.
In forward operation, the junction J4 between the anode contact 118 and the exposed portions 114A of the drift layer 114 turns on before the junction J5 between the heavily doped region 116 and the drift layer 114. Thus, at low forward voltages, the device exhibits Schottky diode behavior. That is, at low forward voltages, the operation of the diode 100 is dominated by the injection of majority carriers across the Schottky junction J4. Due to the absence of minority carrier injection under normal operating conditions, the diode 100 may have a very fast switching capability, which is characteristic of Schottky diodes in general.
The heavily doped region 116 may be designed to begin to conduct at a forward voltage that is higher than the turn-on voltage of the Schottky junction J4. Thus, in the event of a current surge that causes the forward voltage of the diode 100 to increase, the p-n junction J5 will begin to conduct. Once the p-n junction J5 begins to conduct, the operation of the diode 100 is dominated by the injection and recombination of minority carriers across the p-n junction J5. In that case, the on-resistance of the diode may decrease, which may decrease the amount of power dissipated by the diode 100 for a given level of current. Thus, turn-on of the p-n junction J5 when the forward voltage of the diode 100 increases may reduce and/or prevent forward current runaway in the diode 100.
Under reverse bias conditions, however, the depletion regions formed by the p-n junctions J3 between the lightly doped regions 130 and the drift layer 114, as well as the depletion region of the p-n junction J5, may expand to block reverse current through the device 100, protecting the Schottky junction J4 and limiting reverse leakage current in the device 100. Thus, in reverse bias, the diode 100 may function substantially like a PIN diode.
Unlike a conventional JBS Schottky diode, the voltage blocking ability of a diode 100 according to some embodiments of the invention is determined by the thickness and doping of the lightly doped regions 130. That is, when a sufficiently large reverse voltage is applied to the diode 100, the depletion regions in the lightly doped regions 130 will punch through to the depletion region associated with the anode contact 118, permitting a large reverse current to flow through the device 100. As the lightly doped regions 130 are distributed across the active region of the diode 100, this reverse breakdown may be uniformly distributed and controlled such that it may not damage the diode 100. That is, the breakdown of the device 100 may be localized to a punch-through of the lightly doped regions 130, which may result in a breakdown current that is distributed evenly across the active region 110 of the diode 100. As a result, the breakdown characteristics of the diode 100 may be controlled, and the diode 100 may be capable of sustaining large reverse currents without damaging and/or destroying the diode 100.
In some embodiments, the doping of the lightly doped regions 130 may be chosen such that the punch-through voltage is slightly less than the maximum reverse voltage that may otherwise be supported by the edge termination of the diode 100.
For the device having a dopant concentration of 2.5×1017 cm−3 in the lightly doped regions 130, the depletion region in the lightly doped region 130 has punched through to the Schottky contact 118, resulting in a lowering of the field in the device, as shown by curve 152. For the device with a dopant concentration of 1×1018 cm−3 in the lightly doped regions 130, the device behaves more like a conventional JBS Schottky diode, in that the depletion region does not extend far into the lightly doped regions 130. In the remaining devices, the depletion region in the lightly doped regions 130 begins to approach the depletion region beneath the Schottky contact 118. When the depletion region of the lightly doped region 130 contacts the depletion region associated with the Schottky contact 118, punch through begins to occur, which permits reverse current flow from the drift layer 114 to the Schottky contact 118 to increase rapidly with reverse voltage.
The shape of the depletion region in the lightly doped regions 130 is illustrated in greater detail in
It will be appreciated by those skilled in the art that the doping concentrations and dimensions required to obtain a desired punch-thorough voltage in a device fabricated in accordance with the present invention may vary from the concentrations and/or dimensions described above due, for example, to differences in manufacturing techniques.
A diode 200 according to further embodiments of the invention is illustrated in
Methods according to some embodiments of the invention are illustrated in the flowchart of
The methods further include forming heavily doped regions 116 in the semiconductor layer 114 (block 420). The heavily doped regions 116 have the same conductivity type as the lightly doped regions 130, but are more heavily doped than the lightly doped regions 130. The lightly doped regions 130 and the heavily doped regions may be formed via ion implantation.
A first metal layer 228 is formed as an ohmic contact on the heavily doped regions 116 (block 430), and a second metal layer 238 is formed on the semiconductor layer 114 and the lightly doped regions 130 (block 440). The second metal layer 238 may form a Schottky contact with the exposed portions 114A of the semiconductor layer 114. The second metal layer 238 may also form a Schottky contact with the lightly doped regions 130.
By designing the JBS region to have regions of overlapping depletion, the JBS region can more effectively pinch off the conduction path and shield the surface 114A of the drift layer 114 from increasing electric fields.
Since the depletion region extends in all directions around the lightly doped regions 330, the size of the doped region can be reduced by taking advantage of this symmetrical depletion. An array of closely packed dots or islands may provide the smallest doped region relative to the size of the active region of a device. However, as shown in
According to some embodiments, an intermediate configuration of islands is provided that may deplete more uniformly than circular or hexagonal islands, and may therefore shield the surface 114A of the drift region 114 more effectively.
In particular, according to some embodiments, a JBS region of a diode may include a plurality of lightly doped regions 430 that are arranged as overlapping longitudinal segments, as shown in
Referring to
In particular, the longitudinal sidewalls 430A may have a length of about 1 to 100 microns, while the end walls 430B may have a length of about 0.1 to 10 microns.
The longitudinal JBS segments 430 may be spaced apart in the longitudinal direction by a distance L of about 0.1 to 20 microns, and may be spaced apart in the lateral direction by a distance W of about 0.1 to 20 microns. In some embodiments, the longitudinal distance L may be equal to the lateral distance W, so that depletion regions extending from laterally offset JBS segments 430 may merge at about the same reverse voltage as depletion regions from longitudinally offset JBS segments 430 merge, as shown in
Referring to
Moreover, as shown in
Accordingly, any point on the surface 114A of the drift layer 114 in the active region 110 of the semiconductor device 400 may be at least as close to at least one of the longitudinally extending JBS segments 430 as one half of a spacing W between overlapping portions of laterally adjacent ones of the longitudinally extending JBS segments 430 in adjacent rows 432. Moreover, any point on the surface 114A of the drift layer 114 in the active region 110 of the semiconductor device 400 may be at least as close to at least one of the longitudinally extending segments 430 as one half of a spacing between longitudinally adjacent ones of the longitudinally extending JBS segments 430 in a row 432. The device 400 may thereby have more uniform depletion characteristics across the active region 110 thereof.
Although not shown in
While embodiments of the present invention have been described with reference to particular sequences of operations, as will be appreciated by those of skill in the art, certain operations within the sequence may be reordered while still benefiting from the teachings of the present invention. Accordingly, the present invention should not be construed as limited to the exact sequence of operations described herein.
In the drawings and specification, there have been disclosed typical embodiments of the invention and, although specific terms are employed, they are used in a generic and descriptive sense only and not for purposes of limitation, the scope of the invention being set forth in the following claims.
This application is a continuation-in-part of U.S. application Ser. No. 12/492,670, filed Jun. 26, 2009, now U.S. Pat. No. 8,330,244 entitled “Semiconductor Devices Including Schottky Diodes Having Doped Regions Arranged As Islands And Methods Of Fabricating Same,” which is a continuation of application Ser. No. 11/496,842, filed Aug. 1, 2006, now U.S. Pat. No. 7,728,402 entitled “Semiconductor Devices Including Schottky Diodes With Controlled Breakdown And Methods Of Fabricating Same,” which are assigned to the assignee of the present application, the disclosures of which are hereby incorporated herein by reference in their entirety as if set forth fully herein.
| Number | Name | Date | Kind |
|---|---|---|---|
| 3439189 | Petry | Apr 1969 | A |
| 3629011 | Tohi et al. | Dec 1971 | A |
| 3924024 | Naber et al. | Dec 1975 | A |
| 4160920 | Courier de Mere | Jul 1979 | A |
| 4242690 | Temple | Dec 1980 | A |
| 4466172 | Batra | Aug 1984 | A |
| 4581542 | Steigerwald | Apr 1986 | A |
| 4644637 | Temple | Feb 1987 | A |
| 4811065 | Cogan | Mar 1989 | A |
| 4875083 | Palmour | Oct 1989 | A |
| 4927772 | Arthur et al. | May 1990 | A |
| 4945394 | Palmour et al. | Jul 1990 | A |
| 4946547 | Palmour et al. | Aug 1990 | A |
| 5011549 | Kong et al. | Apr 1991 | A |
| 5028977 | Kenneth et al. | Jul 1991 | A |
| 5032888 | Seki | Jul 1991 | A |
| 5111253 | Korman et al. | May 1992 | A |
| 5155289 | Bowles | Oct 1992 | A |
| 5170231 | Fujii et al. | Dec 1992 | A |
| 5170455 | Goossen et al. | Dec 1992 | A |
| 5184199 | Fujii et al. | Feb 1993 | A |
| 5192987 | Khan et al. | Mar 1993 | A |
| 5200022 | Kong et al. | Apr 1993 | A |
| 5210051 | Carter, Jr. | May 1993 | A |
| 5270554 | Palmour | Dec 1993 | A |
| 5292501 | Degenhardt et al. | Mar 1994 | A |
| 5296395 | Khan et al. | Mar 1994 | A |
| 5348895 | Smayling et al. | Sep 1994 | A |
| 5371383 | Miyata et al. | Dec 1994 | A |
| 5384270 | Ueno | Jan 1995 | A |
| 5385855 | Brown et al. | Jan 1995 | A |
| RE34861 | Davis et al. | Feb 1995 | E |
| 5393993 | Edmond et al. | Feb 1995 | A |
| 5393999 | Malhi | Feb 1995 | A |
| 5396085 | Baliga | Mar 1995 | A |
| 5459107 | Palmour | Oct 1995 | A |
| 5468654 | Harada | Nov 1995 | A |
| 5473176 | Kakumoto | Dec 1995 | A |
| 5479316 | Smrtic et al. | Dec 1995 | A |
| 5488236 | Baliga et al. | Jan 1996 | A |
| 5506421 | Palmour | Apr 1996 | A |
| 5510281 | Ghezzo et al. | Apr 1996 | A |
| 5510630 | Agarwal | Apr 1996 | A |
| 5523589 | Edmond et al. | Jun 1996 | A |
| 5539217 | Edmond et al. | Jul 1996 | A |
| 5545905 | Muraoka et al. | Aug 1996 | A |
| 5587870 | Anderson et al. | Dec 1996 | A |
| 5629531 | Palmour | May 1997 | A |
| 5710059 | Rottner | Jan 1998 | A |
| 5726463 | Brown et al. | Mar 1998 | A |
| 5726469 | Chen | Mar 1998 | A |
| 5734180 | Malhi | Mar 1998 | A |
| 5739564 | Kosa et al. | Apr 1998 | A |
| 5763905 | Harris | Jun 1998 | A |
| 5776837 | Palmour | Jul 1998 | A |
| 5804483 | Harris | Sep 1998 | A |
| 5814859 | Ghezzo et al. | Sep 1998 | A |
| 5831288 | Singh et al. | Nov 1998 | A |
| 5837572 | Gardner et al. | Nov 1998 | A |
| 5851908 | Harris et al. | Dec 1998 | A |
| 5877041 | Fuller | Mar 1999 | A |
| 5877045 | Kapoor | Mar 1999 | A |
| 5885870 | Maiti et al. | Mar 1999 | A |
| 5914500 | Bakowski et al. | Jun 1999 | A |
| 5917203 | Bhatnagar et al. | Jun 1999 | A |
| 5939763 | Hao et al. | Aug 1999 | A |
| 5960289 | Tsui et al. | Sep 1999 | A |
| 5969378 | Singh | Oct 1999 | A |
| 5972801 | Lipkin et al. | Oct 1999 | A |
| 5976936 | Miyajima et al. | Nov 1999 | A |
| 5977605 | Bakowsky et al. | Nov 1999 | A |
| 6020600 | Miyajima et al. | Feb 2000 | A |
| 6025233 | Terasawa | Feb 2000 | A |
| 6025608 | Harris et al. | Feb 2000 | A |
| 6028012 | Wang | Feb 2000 | A |
| 6040237 | Bakowski et al. | Mar 2000 | A |
| 6048766 | Gardner et al. | Apr 2000 | A |
| 6054352 | Ueno | Apr 2000 | A |
| 6054728 | Harada et al. | Apr 2000 | A |
| 6063698 | Tseng et al. | May 2000 | A |
| 6083814 | Nilsson | Jul 2000 | A |
| 6096607 | Ueno | Aug 2000 | A |
| 6100169 | Suvorov et al. | Aug 2000 | A |
| 6104043 | Hermansson et al. | Aug 2000 | A |
| 6107142 | Suvorov et al. | Aug 2000 | A |
| 6117735 | Ueno | Sep 2000 | A |
| 6121633 | Singh et al. | Sep 2000 | A |
| 6133587 | Takeuchi et al. | Oct 2000 | A |
| 6136727 | Ueno | Oct 2000 | A |
| 6136728 | Wang | Oct 2000 | A |
| 6165822 | Okuno et al. | Dec 2000 | A |
| 6180958 | Cooper, Jr. | Jan 2001 | B1 |
| 6190973 | Berg et al. | Feb 2001 | B1 |
| 6204135 | Peters et al. | Mar 2001 | B1 |
| 6204203 | Narwankar et al. | Mar 2001 | B1 |
| 6211035 | Moise et al. | Apr 2001 | B1 |
| 6218254 | Singh et al. | Apr 2001 | B1 |
| 6218680 | Carter, Jr. et al. | Apr 2001 | B1 |
| 6221700 | Okuno et al. | Apr 2001 | B1 |
| 6228720 | Kitabatake et al. | May 2001 | B1 |
| 6238967 | Shiho et al. | May 2001 | B1 |
| 6239463 | Williams et al. | May 2001 | B1 |
| 6239466 | Elasser et al. | May 2001 | B1 |
| 6246076 | Lipkin et al. | Jun 2001 | B1 |
| 6297100 | Kumar et al. | Oct 2001 | B1 |
| 6297172 | Kashiwagi | Oct 2001 | B1 |
| 6303508 | Alok | Oct 2001 | B1 |
| 6316791 | Schorner et al. | Nov 2001 | B1 |
| 6316793 | Sheppard et al. | Nov 2001 | B1 |
| 6329675 | Singh et al. | Dec 2001 | B2 |
| 6344663 | Slater, Jr. et al. | Feb 2002 | B1 |
| 6365932 | Kouno et al. | Apr 2002 | B1 |
| 6388271 | Mitlehner et al. | May 2002 | B1 |
| 6399996 | Chang et al. | Jun 2002 | B1 |
| 6420225 | Chang et al. | Jul 2002 | B1 |
| 6429041 | Ryu et al. | Aug 2002 | B1 |
| 6448160 | Chang et al. | Sep 2002 | B1 |
| 6455892 | Okuno et al. | Sep 2002 | B1 |
| 6475889 | Ring | Nov 2002 | B1 |
| 6515303 | Ring | Feb 2003 | B2 |
| 6524900 | Dahlqvist et al. | Feb 2003 | B2 |
| 6548333 | Smith | Apr 2003 | B2 |
| 6551865 | Kumar et al. | Apr 2003 | B2 |
| 6573534 | Kumar et al. | Jun 2003 | B1 |
| 6593620 | Hshieh et al. | Jul 2003 | B1 |
| 6610366 | Lipkin | Aug 2003 | B2 |
| 6627539 | Zhao et al. | Sep 2003 | B1 |
| 6649497 | Ring | Nov 2003 | B2 |
| 6653659 | Ryu et al. | Nov 2003 | B2 |
| 6696705 | Barthelmess et al. | Feb 2004 | B1 |
| 6703642 | Shah | Mar 2004 | B1 |
| 6743703 | Rodov et al. | Jun 2004 | B2 |
| 6767843 | Lipkin et al. | Jul 2004 | B2 |
| 6861723 | Willmeroth | Mar 2005 | B2 |
| 6936850 | Friedrichs et al. | Aug 2005 | B2 |
| 6946739 | Ring | Sep 2005 | B2 |
| 6956238 | Ryu et al. | Oct 2005 | B2 |
| 6979863 | Ryu | Dec 2005 | B2 |
| 7026650 | Ryu et al. | Apr 2006 | B2 |
| 7074643 | Ryu | Jul 2006 | B2 |
| 7118970 | Das et al. | Oct 2006 | B2 |
| 7125786 | Ring et al. | Oct 2006 | B2 |
| 7183575 | Shimoida et al. | Feb 2007 | B2 |
| 7221010 | Ryu | May 2007 | B2 |
| 7247550 | Zhang | Jul 2007 | B2 |
| 7253031 | Takahashi | Aug 2007 | B2 |
| 7279115 | Sumakeris | Oct 2007 | B1 |
| 7304363 | Shah | Dec 2007 | B1 |
| 7365363 | Kojima et al. | Apr 2008 | B2 |
| 7381992 | Ryu | Jun 2008 | B2 |
| 7528040 | Das et al. | May 2009 | B2 |
| 7544963 | Saxler | Jun 2009 | B2 |
| 7548112 | Sheppard | Jun 2009 | B2 |
| 7649213 | Hatakeyama et al. | Jan 2010 | B2 |
| 7687825 | Zhang | Mar 2010 | B2 |
| 7728402 | Zhang et al. | Jun 2010 | B2 |
| 7994033 | Yoshii | Aug 2011 | B2 |
| 20010055852 | Moise et al. | Dec 2001 | A1 |
| 20020030191 | Das et al. | Mar 2002 | A1 |
| 20020038891 | Ryu et al. | Apr 2002 | A1 |
| 20020047125 | Fukuda et al. | Apr 2002 | A1 |
| 20020072247 | Lipkin et al. | Jun 2002 | A1 |
| 20020102358 | Das et al. | Aug 2002 | A1 |
| 20020121641 | Alok et al. | Sep 2002 | A1 |
| 20020125482 | Friedrichs et al. | Sep 2002 | A1 |
| 20020125541 | Korec et al. | Sep 2002 | A1 |
| 20030025175 | Asano et al. | Feb 2003 | A1 |
| 20030107041 | Tanimoto et al. | Jun 2003 | A1 |
| 20030137010 | Friedrichs et al. | Jul 2003 | A1 |
| 20030178672 | Hatakeyama et al. | Sep 2003 | A1 |
| 20030201455 | Takahashi et al. | Oct 2003 | A1 |
| 20040016929 | Nakatsuka et al. | Jan 2004 | A1 |
| 20040082116 | Kub et al. | Apr 2004 | A1 |
| 20040183079 | Kaneko et al. | Sep 2004 | A1 |
| 20040211980 | Ryu | Oct 2004 | A1 |
| 20040212011 | Ryu | Oct 2004 | A1 |
| 20040256659 | Kim et al. | Dec 2004 | A1 |
| 20040259339 | Tanabe et al. | Dec 2004 | A1 |
| 20050012143 | Tanaka et al. | Jan 2005 | A1 |
| 20050104072 | Slater, Jr. et al. | May 2005 | A1 |
| 20050139936 | Li | Jun 2005 | A1 |
| 20050151138 | Slater, Jr. et al. | Jul 2005 | A1 |
| 20050181536 | Tsuji | Aug 2005 | A1 |
| 20050224838 | Tanka et al. | Oct 2005 | A1 |
| 20050275055 | Parthasarathy et al. | Dec 2005 | A1 |
| 20060011128 | Ellison et al. | Jan 2006 | A1 |
| 20060060884 | Ohyanagi et al. | Mar 2006 | A1 |
| 20060086997 | Kanaya et al. | Apr 2006 | A1 |
| 20060211210 | Bhat et al. | Sep 2006 | A1 |
| 20060244010 | Saxler | Nov 2006 | A1 |
| 20060255423 | Ryu et al. | Nov 2006 | A1 |
| 20060261347 | Ryu et al. | Nov 2006 | A1 |
| 20060261876 | Agarwal et al. | Nov 2006 | A1 |
| 20060267021 | Rowland et al. | Nov 2006 | A1 |
| 20070066039 | Agarwal et al. | Mar 2007 | A1 |
| 20070120148 | Nogome | May 2007 | A1 |
| 20070164321 | Sheppard | Jul 2007 | A1 |
| 20070241427 | Mochizuki et al. | Oct 2007 | A1 |
| 20080001158 | Das et al. | Jan 2008 | A1 |
| 20080006848 | Chen et al. | Jan 2008 | A1 |
| 20080029838 | Zhang et al. | Feb 2008 | A1 |
| 20080105949 | Zhang et al. | May 2008 | A1 |
| 20080121993 | Hefner et al. | May 2008 | A1 |
| 20080191304 | Zhang et al. | Aug 2008 | A1 |
| 20080230787 | Suziki et al. | Sep 2008 | A1 |
| 20080251793 | Mazzola | Oct 2008 | A1 |
| 20080277669 | Okuno et al. | Nov 2008 | A1 |
| 20080296587 | Yamamoto et al. | Dec 2008 | A1 |
| 20080296771 | Das et al. | Dec 2008 | A1 |
| 20090121319 | Zhang et al. | May 2009 | A1 |
| 20090146154 | Zhang et al. | Jun 2009 | A1 |
| 20090212301 | Zhang et al. | Aug 2009 | A1 |
| 20090267200 | Gutt et al. | Oct 2009 | A1 |
| 20090272983 | Kumar et al. | Nov 2009 | A1 |
| 20090289262 | Zhang et al. | Nov 2009 | A1 |
| 20100032685 | Zhang et al. | Feb 2010 | A1 |
| 20100133549 | Zhang et al. | Jun 2010 | A1 |
| 20100133550 | Zhang et al. | Jun 2010 | A1 |
| 20100140628 | Zhang | Jun 2010 | A1 |
| 20100244047 | Hull et al. | Sep 2010 | A1 |
| 20100258897 | Lui et al. | Oct 2010 | A1 |
| Number | Date | Country |
|---|---|---|
| 39 42 640 | Aug 1990 | DE |
| 198 09 554 | Sep 1998 | DE |
| 198 32 329 | Feb 1999 | DE |
| 19900171 | Jul 1999 | DE |
| 10036208 | Feb 2002 | DE |
| 0 176 778 | Apr 1986 | EP |
| 0 372 412 | Jun 1990 | EP |
| 0 389 863 | Oct 1990 | EP |
| 0637069 | Feb 1995 | EP |
| 0735591 | Oct 1996 | EP |
| 0837508 | Apr 1998 | EP |
| 0 865 085 | Sep 1998 | EP |
| 1 058 317 | Dec 2000 | EP |
| 1 361 614 | Nov 2003 | EP |
| 1 460 681 | Sep 2004 | EP |
| 1 503 425 | Feb 2005 | EP |
| 1 693896 | Aug 2006 | EP |
| 1 806 787 | Jul 2007 | EP |
| 1 845 561 | Oct 2007 | EP |
| 2 015 364 | Jan 2009 | EP |
| 60-240158 | Nov 1985 | JP |
| 01117363 | May 1989 | JP |
| 03034466 | Feb 1991 | JP |
| 03157974 | Jul 1991 | JP |
| 3-225870 | Oct 1991 | JP |
| 7066433 | Mar 1995 | JP |
| 08264766 | Oct 1996 | JP |
| 09205202 | Aug 1997 | JP |
| 11191559 | Jul 1999 | JP |
| 11238742 | Aug 1999 | JP |
| 11261061 | Sep 1999 | JP |
| 11266017 | Sep 1999 | JP |
| 11274487 | Oct 1999 | JP |
| 2000049167 | Feb 2000 | JP |
| 2000077682 | Mar 2000 | JP |
| 2000082812 | Mar 2000 | JP |
| 2000-252478 | Sep 2000 | JP |
| 02000252461 | Sep 2000 | JP |
| 2000252478 | Sep 2000 | JP |
| 2001 085704 | Mar 2001 | JP |
| 2000106371 | Apr 2001 | JP |
| 2002-314099 | Oct 2002 | JP |
| WO 9603774 | Feb 1996 | WO |
| WO 9708754 | Mar 1997 | WO |
| WO 9717730 | May 1997 | WO |
| WO 9739485 | Oct 1997 | WO |
| WO 9802916 | Jan 1998 | WO |
| WO 9802924 | Jan 1998 | WO |
| WO 9808259 | Feb 1998 | WO |
| WO 9832178 | Jul 1998 | WO |
| WO9963591 | Dec 1999 | WO |
| WO 0013236 | Mar 2000 | WO |
| WO 0178134 | Oct 2001 | WO |
| WO 2004020706 | Mar 2004 | WO |
| WO 2004079789 | Sep 2004 | WO |
| WO 2005020308 | Mar 2005 | WO |
| WO 2006135031 | Dec 2006 | WO |
| WO 2007040710 | Apr 2007 | WO |
| Entry |
|---|
| “Insulated-gate bipolar transistor.” Wikipedia, the Free Encyclopedia. Web. Jun. 21, 2010. http://en.wikipedia.org. |
| A.K. Agarwal, J.B. Casady, L.B. Rowland, W.F. Valek, and C.D. Brandt, “1400 V 4H-SiC Power MOSFET's,” Materials Science Forum vols. 264-268, pp. 989-992, 1998. |
| A.K. Agarwal, J.B. Casady, L.B. Rowland, W.F. Valek, M.H. White, and C.D. Brandt, “1.1 kV 4H-SiC Power UMOSFET's,” IEEE Electron Device Letters, vol. 18, No. 12, pp. 586-588, Dec. 1997. |
| A.K. Agarwal, N.S. Saks, S.S. Mani, V.S. Hegde and P.A. Sanger, “Investigation of Lateral Resurf, 6H-SiC MOSFETs,” Materials Science Forum, vols. 338-342, pp. 1307-1310, 2000. |
| A.K. Agarwal, S. Seshadri, and L.B. Rowland, “Temperature Dependence of Fowler-Nordheim Current in 6H-and 4H-SiC MOS Capacitors,” IEEE Electron Device Letters, vol. 18, No. 12, Dec. 1997, pp. 592-594. |
| A.V. Suvorov, L.A. Lipkin, G.M. Johnson, R. Singh and J.W. Palmour, “4H-SiC Self-Aligned Implant-Diffused Structure for Power DMOSFETs,” Materials Science Forum vols. 338-342, pp. 1275-1278, 2000. |
| Agarwal et al. “A Critical Look at the Performance Advantages and Limitations of 4H-SiC Power UMOSFET Structures,” 1996 IEEE ISPSD and IC's Proc. , May 20-23, 1996, pp. 119-122. |
| Asano et al., “Dynamic Characteristics of 6.2kV High Voltage 4H-SiC pn Diode with Low Loss”, Transactions of the Institute of Electrical Engineers of Japan, Part D Inst. Electr. Eng. Japan, vol. 123D, No. 5, May 2003, pp. 623-627, XP8124184. |
| Ayalew, T, “Dissertation of Tesfaye Ayalew”, Section 4.4.3.1 MPS Diode Structure, SiC Semiconductor Devices Technology, Modeling, and Simulation, 2006. |
| Baliga “Insulated Gate Biopolar Transistor” Power Semiconductor Devices. PWS Publishing Company, Boston, MA. 426-502 (1996). |
| Baliga “Power MOSFET” Power Semiconductor Devices. PWS Publishing Company,.Boston, MA 335-425 (1996). |
| Baliga, Power Semiconductor Devices, Chapter 7, PWS Publishing, 1996. |
| Bhatnagar et al. “Comparison of 6H-SiC, 3C-SiC, and Si for Power Devices,” IEEE Transactions on Electron Devices, vol. 40, No. 3, Mar. 1993, pp. 645-655. |
| Buchner et al., “Laser Recrystallization of Polysilicon for Improved Device Quality”, Springer Proceedings in Physics, vol. 35, Polycrystalline Semiconductors, pp. 289-294. |
| Capano, M.A., et al., Ionization Energies and Electron Mobilities in Phosphorus—and Nitrogen-Implanted 4H-Silicon Carbide, IEEE ICSCRM Conference 1999, Research Triangle Park, North Carolina (Oct. 10-13, 1999). |
| Chakraborty et al. “Interface Properties of N2O-annealed SiO2/SiC system,” Proceedings IEEE Hong Kong Electron Devices Meeting. Jun. 24, 2000, pp. 108-111. |
| Chang et al. “Observation of a Non-stoichiometric Layer at the Silicon Dioxide—Silicon Carbide Interface: Effect of Oxidation Temperature and Post-Oxidation Processing Conditions,” Mat. Res. Soc. Symp. Proc. vol. 640, 2001. |
| Chen et al. “Theoretical Analysis of Current Crowding Effect in Metal/AlGaN/GaN Schottky Diodes and Its Reduction by Using Polysilicon in Anode,” Chin. Phys. Lett., vol. 24, No. 7 (2007) pp. 2112-2114. |
| Chinese Office Action dated Jan. 22, 2010, corresponding to Chinese Patent Application No. 200780029460.5, 7 pages. |
| Cho et al. “Improvement of charge trapping by hydrogen post-oxidation annealing in gate oxide of 4H-SiC methel-oxide-semiconductor capacitors,” Applied Physics Letters. vol. 77, No. 8, pp. 1215-1217 (Aug. 21, 2000). |
| Chung et al. “Effects of anneals in ammonia on the interface trap density near athe band edges in 4H-silicon carbide metal-oxide-semiconductor capacitors,” Applied Physics Letters. vol. 77, Nov. 27, 2000, pp. 3601-3603. |
| Chung et al., “The Effect of Si:C Source Ratio on SiO2/SiC Interface State Density for Nitrogen Doped 4H and 6H-SiC,” Materials Science Forum. (2000) vols. 338-342, pp. 1097-1100. |
| International Search Report and Written Opinion for corresponding International Application No. PCT/US2004/004982, dated Jul. 22, 2004. |
| International Search Report for PCT/US01/30715, dated May 6, 2002. |
| International Search Report for PCT/US01/42414, dated Apr. 23, 2002. |
| International Search Report for PCT/US02/11691 dated Dec. 4, 2002. |
| D. Alok, E. Arnold, and R. Egloff, “Process Dependence of Inversion Layer Mobility in 4H-SiC Devices,” Materials Science Forum, vols. 338-342, pp. 1077-1080, 2000. |
| Dahlquist et al. “A 2.8kV, Forward Drop JBS Diode with Low Leakage,” Materials Science Forum, vols. 338-342, (2000) pp. 1179-1182. |
| Das, Mrinal K, Graduate thesis entitled, Fundamental Studies of the Silicon Carbide MOS Structure. Purdue University, 1999. |
| Dastidar, Sujoyita, A Study of P-Type Activation in Silicon Carbide, Thesis (Purdue University, May 1998). |
| De Meo et al., “Thermal Oxidation of SiC in N2O”, J. Electrochem. Soc., vol. 141, 1994, pp. L150-L152. |
| del Prado et al. “Full Composition Range Silicon Oxynitride Films Deposited by ECR-PECVD at Room Temperatures,” Thin Solid Films. vol. 343-344 (1999) p. 437-440. |
| Dimitrijev et al., “Nitridation of Silicon-Dioxide Films Grown on 6H Silicon Carbide”, IEEE Electronic Device Letters, vol. 18, No. 5, May 5, 1997, pp. 175-177. |
| European Communication Corresponding to European Application No. 07 112 298.0; Dated: Jan. 16, 2012; 7 pages. |
| European Search Report for corresponding EP patent application No. 09177558.5 dated Feb. 22, 2010. |
| European Search Report for corresponding EP patent application No. 09163424.6 dated Apr. 9, 2010. |
| European Search Report; Application No. EP07120038; Jun. 16, 2008. |
| Extended European Search Report (12 pages) corresponding to European Application No. 07112298; Dated Feb. 18, 2009. |
| Fisher, C.A. et al., “The performance of high-voltage field relieved Schottky barrier diodes”, IEE Proceedings, vol. 132:6, Pt. I, pp. 257-260 (Dec. 1985). |
| Fukuda et al. “Improvement of SiO2/4H-SiC Interface Using High-Temperature Hydrogen Annealing at Low Pressure and Vacuum Annealing,” Jpn J. Appl. Phys. vol. 38, Apr. 1999, pp. 2306-2309. |
| Fukuda et al. “Improvement of SiO2/4H-SiC Interface by Using High Temperature Hydrogen Annealing at 1000° C.,” Extended Abstracts of the International Conference on Solid State Devices and Materials. Japan Society of Applied Physics, Tokyo, Japan, Sep. 1998. |
| G.Y. Chung, C.C. Tin, J.R. Williams, K. McDonald, M. Di Ventra, S.T. Pantelides, L.C. Feldman, and R.A. Weller, “Effect of nitric oxide annealing on the interface trap densities near the band edges in the 4H polytype of silicon carbide,” Applied Physics Letters, vol. 76, No. 13, pp. 1713-1715, Mar. 2000. |
| G.Y. Chung, C.C. Tin, J.R. Williams, K. McDonald, R.K. Chanana, R.A. Weller, S.T. Pantelides, L.C. Feldman, O.W. Holland, M.K. Das, and J.W. Palmour, “Improved Inversion Channel Mobility for 4H-SiC MOSETs Following High Temperature Anneals in Nitric Oxide,” IEEE Electron Device Letters, vol. 22, No. 4, Apr. 2001. |
| H.F. Li, S. Dimitrijev, H.B. Harrison, D. Sweatman, P.T. Tanner. “Improving SiO2 Grown on P-Type 4H-SiC by NO Annealing,” Materials Science Forum. vols. 264-268 (1998) pp. 869-872. |
| http://www.elec.gla.ac.uk; The Insulated Gate Bipolar Transistor (IGBT); Feb. 14, 2007. |
| Hubei, K, “Hybrid design improves diode robustness and boosts efficiency,” Compoundsemiconductor.net, 2006. |
| Hull et al., “Drift-Free 10-kV, 20-A 4H-SiC PiN Diodes,” Journal of Electronic Materials, vol. 34, No. 4, 2005, pp. 341-344. |
| International Preliminary Report on Patentability (9 pages) corresponding to International Application No. PCT/US2007/010192; Mailing Date: Sep. 23, 2008. |
| International Search Report and the Written Opinion of the International Searching Authority corresponding to Application No. PCT/US2011/027383; Date of Mailing: May 20, 2011; 8 Pages. |
| International Search Report and the Written Opinion of the International Searching Authority corresponding to International Application No. PCT/US2011/031150; Date of Mailing: Jun. 20, 2011; 10 Pages. |
| International Search Report and Written Opinion (13 pages) corresponding to International Application No. PCT/US2008/010538; Mailing Date: Dec. 22, 2008. |
| International Search Report and Written Opinion (14 pages) corresponding to International Application No. PCT/US2010/020071; Mailing Date: Mar. 26, 2010. |
| International Search Report and Written Opinion (14 pages) corresponding to International Application No. PCT/US2009/065251; Mailing Date: Jun. 1, 2010. |
| International Search Report and Written Opinion (16 pages) corresponding to International Application No. PCT/US2009/003089; Mailing Date: Aug. 20, 2009. |
| International Search Report and Written Opinion for PCT/US2007/014139; Feb. 4, 2008. |
| International Search Report and Written Opinion for PCT/US2010/025053 mailed on Jul. 2, 2010. |
| International Search Report and Written Opinion, International Application No. PCT/US2009/000734, Apr. 23, 2009. |
| International Search Report, PCT/US2008/008574, Sep. 26, 2008. |
| Invitation to Pay Additional Fees for PCT/US2007/010192; Oct. 29, 2007. |
| Invitation to Pay Additional Fees for PCT/US2010/025053 mailed on May 3, 2010. |
| J. Tan, J.A. Cooper, Jr., and Mr. R. Melloch, “High-Voltage Accumulation-Layer UMOSFETs in 4H-SiC,” IEEE Electron Device Letters, vol. 19, No. 12, pp. 487-489, Dec. 1998. |
| J.B. Casady, A.K. Agarwal, L.B. Rowland, W.F. Valek, and C.D. Brandt, “900 V DMOS and 1100 V UMOS 4H-SiC Power FETs,” IEEE Device Research Conference, Ft. Collins, CO Jun. 23-25, 1997. |
| J.N. Shenoy, J.A. Cooper and M.R. Meelock, “High-Voltage Double-Implanted Power MOSFETs in 6H-SiC,” IEEE Electron Device Letters, vol. 18, No. 3, pp. 93-95, Mar. 1997. |
| J.T. Richmond, S. Ryu, A.K. Agarwal and J.W. Palmour, “Hybrid 4H-SiC MOS Gated Transistor (MGT)”, Power Semiconductor Devices and ICs, 2002, Proceedings of the 14th International Symposium, pp. 53-56. |
| Jamet, et al. “Physical properties of N2Oand NO-nitrided gate oxides grown on 4H SiC,” Applied Physics Letters. vol. 79, No. 3, Jul. 16, 2001, pp. 323-325. |
| Japanese Office Action, JP Application No. 2007-199468, Mailing Date: Aug. 9, 2011, 9 pages (including translation). |
| K. Ueno and Tadaaki Oikawa, “Counter-Doped MOSFET's of 4H-SiC,” IEEE Electron Device Letters, vol. 20, No. 12, pp. 624-626, Dec. 1999. |
| K. Ueno, R. Asai, and T. Tsuji. “4H-SiC MOSFET's Utilizing the H2 Surface Cleaning Technique.” IEEE Electron Device Letters, vol. 19, No. 7, Jul. 1998, pp. 244-246. |
| Katsunori Ueno, Tatsue Urushidani, Kouicki Hahimoto, and Yasukazu Seki. “The Guard-Ring Termination for the High-Voltage SiC Schottky Barrier Diodes”. IEEE Electron Device Letters. vol. 16. No. 7, Jul. 1995, pp. 331-332. |
| Kinoshita et al., “Guard Ring Assisted RESURF: A New Termination Structure Providing Stable and High Breakdown Voltage for SiC Power Devices,” Tech. Digest of ISPSD '02, pp. 253-256. |
| Kobayashi et al. “Dielectric Breakdown and Current Conduction of Oxide/Nitride/Oxide Multi-Layer Structures,” 1990 IEEE Symposium on VLSI Technology. pp. 119-120. |
| Krishnaswami et al., “High Temperature characterization of 4H-SiC bipolar junction transistors”, Materials Science Forum, Aedermannsfdorf, CH, vol. 527-529, Jan. 1, 2006, pp. 1437-1440, XP009138720, ISSN: 0255-5476. |
| L.A. Lipkin and J.W. Palmour, “Low interface state density oxides on p-type SiC,” Materials Science Forum vols. 264-268, pp. 853-856, 1998. |
| Lai et al., “Interface Properties of N2O-Annealed NH3-Treated 6H-SiC MOS Capacitor,” Proc. 1999 IEEE Hong Kong Electron Devices Meeting, Jun. 26, 1999, pp. 46-49. |
| Leonhard et al. “Long term stability of gate-oxides on n- and p-type silicon carbide studied by charge injection techniques,” Materials Science Engineering, vol. 46, No. 1-3, Apr. 1997, pp. 263-266. |
| Levinshtein et al,, “On the homogeneity of the turn-on process in high voltage 4H-SiC thyristors”, Solid-State Electronics, vol. 49, No. 2, Feb. 1, 2005, pp. 233-237, XP004645018 Elsevier Science Publishers, Barking (GB) ISSN: 0038-1101. |
| Lipkin et al. “Insulator Investigation on SiC for Improved Reliability,” IEEE Transactions on Electron Devices. vol. 46, No. 3, Mar. 1999, pp. 525-532. |
| Lipkin et al. “Challenges and State-of-the-Art Oxides in SiC,” Mat. Res. Soc. Symp. Proc. vol. 640, 2001, pp. 27-29. |
| Losee et al., “Degraded Blocking Performance of 4H-SiC Rectifiers Under High dV/dt Conditions”, Proceedings of 17th International Symposium on Power Semiconductor Devices & IC's, 4 pages (May 23-26, 2005). XP010820730. |
| Losee et al., “High-Voltage 4H-SiC PiN Rectifiers with Single-Implant, Multi-Zone JTE Termination”, Power Semiconductor Devices and ICs, 2004 Proceedings. ISPSB '04. The 16th International Symposium on Kitakyushu Int. Conf. Center, Japan May 24-27, 2004, Piscataway, NJ, USA, IEEE, May 24, 2004, pp. 301-304, XP010723398. |
| M. Das et al., “A 13 kV 4H-SiC N-Channel IGBT with Low Rdiff, on and Fast Switching” presented at: International Conference on Silicon Carbide and Related Materials )ICSCRM), Otsu, Japan, Oct. 14-19, 2007. |
| M. K. Das, L.A. Lipkin, J.W. Palmour, G.Y. Chung, J.R. Williams, K. McDonald, and L.C. Feldman, “High Mobility 4H-SiC Inversion Mode MOSFETs Using Thermally Grown, NO Annealed SiO2,” IEEE Device Research Conference, Denver, Co Jun. 19-21, 2000. |
| M.A. Capano, S. Ryu, J.A. Cooper, Jr., M.R. Melloch, K. Rottner, S. Karlsson, N. Nordell, A. Powell, and D.E. Walker, Jr., “Surface Roughening in Ion Implanted 4H-Silicon Carbide,” Journal of Electronic Materials, vol. 28, No. 3, pp. 214-218, Mar. 1999. |
| M.K. Das, J.A. Cooper, Jr., M.R. Melloch, and M.A. Capano, “Inversion Channel Mobility in 4H- and 6H-SiC MOSFETs,” IEEE Semiconductor Interface Specialists Conference, San Diego, CA, Dec. 3-5, 1998. |
| Ma et al. “Fixed and trapped charges at oxide-nitride-oxide heterostructure interfaces formed by remote plasma enhanced chemical vapor deposition,” J. Vac. Sci. Technol. B. vol. 11, No. 4, Jul./Aug. 1993, pp. 1533-1540. |
| Mondal et al. “An Integrated 500-V Power DSMOSFET/Antiparallel Rectifier Device with Improved Diode Reverse Recovery Characteristics,” IEEE Electron Device Letters, vol. 23, No. 9, Sep. 2002, pp. 562-564. |
| Motorola Power MOSFET Transistor Databook, 4th edition. Motorola, INc., 1989, pp. 2-5-4-2-5-7. |
| Mutin, P. Herbert, “Control of the Composition and Structure of Silicon Oxycarbide and Oxynitride Glasses Derived from Polysiloxane Precursors,” Journal of Sol-Gel Science and Technology. vol. 14 (1999) pp. 27-38. |
| Myer-Ward et al. “Turning of Basal Plane Dislocations During Epitaxial Growth on 4 off-axis 4h-SiC” 7th European Conference on Silicon Carbide and Related Materials, Barcelona-Spain, Sep. 7-11, 2008 retrieved from http://ecscrm08.com/invited—presentations.html, retrieved Jul. 1, 2009. |
| Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority, or the Declaration, International Search Report, Written Opinion of the International Searching Authority, PCT/US2010/026632, Date of Mailing: Oct. 8, 2010, 16 pages. |
| Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority, or the Declaration, International Search Report, Written Opinion of the International Searching Authority, PCT/US2010/035713, Date of Mailing: Jul. 27, 2010, 14 pages. |
| Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority, or the Declaration, International Search Report, Written Opinion of the International Searching Authority, PCT/US2010/042075, Date of Mailing: Sep. 24, 2010, 15 pages. |
| Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority, or the Declaration, PCT/US2010/028612, Jun. 17, 2010. |
| Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority, or the Declaration; International Search Report; Written Opinion of the International Searching Authority, PCT/US2008/004239, Mar. 2, 2009. |
| P.J. Tobin, Y. Okada, S. A. Ajuria, V. Lakhotia, W.A. Feil, and R. I. Hedge, “Furnace formation of silicon oxynitride thin dielectrics in nitrous oxide (N20): The role of nitric oxide (NO).” Journal of Applied Physics. vol. 75, No. 3, Feb. 1, 1994, pp. 1811-1817. |
| P.M. Shenoy and B.J. Baliga, “The Planar 6H-SiC ACCUFET: A New High-Voltage Power MOSFET Structure,” IEEE Electron Device Letters, vol. 18, No. 12, pp. 589-591, Dec. 1997. |
| P.T. Lai, Supratic Chakraborty, C.L. Chan, and Y.C. Cheng, “Effects of nitridation and annealing on interface properties of thermally oxidized SiO2/SiC metal-oxide-semiconductor system,” Applied Physics Letters, vol. 76, No. 25, pp. 3744-3746, Jun. 2000. |
| Palmour et al. “SiC Device Technology: Remaining Issues,” Diamond and Related Materials. vol. 6, 1997, pp. 1400-1404. |
| Palmour J: “Silicon Carbide npnp Thyristors”, NASA Technical Briefs—Electronics and Computers, Dec. 1, 2000, John H. Glenn Research Center, Cleveland, Ohio (US); XP-002567723, http://www.techbriefs.com/component/content/article/7031-lew-16750?tmbl=component&print=1&page= retrieved on Feb. 10, 2010). |
| Panknin et al., “Electrical and microstructural properties of highly boron-implantation doped 6H-SiC”, Journal of Applied Physics 89:6, pp. 3162-3167 (Mar. 15, 2001). |
| Pantelides et al., “Atomic-Scale Engineering of the SiC-SiO2 Interface,” Materials Science Forum. (2000) vols. 338-342, pp. 1133-1136. |
| Patel, R., et al., Phosphorus-Implanted High-Voltage N.sup.+ P 4H-SiC Junction Rectifiers, Proceedings of 1998 International Symposium on Poer Semiconductor Devices & ICs, pp. 387-390 (Kyoto). |
| Q. Zhang et al. “12 kV 4H-SiC p-IGBTs with Record Low Specific On-Resistance” presented at: International Conference on Silicon Carbide and Related Materials (ICSCRM), Otsu, Japan, Oct. 14-19, 2007. |
| R. Schörner, P. Friedrichs, D. Peters, and D. Stephani, “Significantly Improved Performance of MOSFETs on Silicon Carbide Using the 15R-SiC Polytype,” IEEE Electron Device Letters, vol. 20, No. 5, pp. 241-244, May 1999. |
| R. Schörner, P. Friedrichs, D. Peters, H. Mitlehner, B. Weis, and D. Stephani, “Rugged Power MOSFETs in 6H-SiC with Blocking Capability up to 1800 V,” Materials Science Forum vols. 338-342, pp. 1295-1298, 2000. |
| Ranbir Singh, Sei-Hyung Ryu and John W. Palmour, “High Temperature, High Current, 4H-SiC Accu-DMOSFET,” Materials Science Forum vols. 338-342, pp. 1271-1274, 2000. |
| Rao et al. “Al and N Ion Implantations in 6H-SiC,” Silicon Carbide and Related Materials. 1995 Conf, Kyoto, Japan. Published 1996. |
| Rao et al. “P-N Junction Formation in 6H-SiC by Acceptor Implantation into N-Type Substrate,” Nuclear Instruments and Methods in Physics Research B. vol. 106, 1995, pp. 333-338. |
| Rao et al. “Silane overpressure post-implant annealing of A1 dopants in SiC: Cold wall CVD apparatus” Applied Surface Science 252: 3837-3842 (2006). |
| Rao, “Maturing ion-implantation technology and its device applications in SiC”, Solid State Electronics 47:2, pp. 213-222, Elsevier Science Publishers (Feb. 2003). |
| Ryu et al. Article and Presentation: “27 mΩ-cm2, 1.6 kV Power DiMOSFETs in 4H-SiC,” Proceedings of the 14 International Symposium on Power Semiconductor Devices & ICs 2002, Jun. 4-7, 2002, Santa Fe, NM. |
| S. Sridevan and B. Jayant Baliga, “Lateral N-Channel Inversion Mode 4H-SiC MOSFET's,” IEEE Electron Device Letters, vol. 19, No. 7, pp. 228-230, Jul. 1998. |
| S. Sridevan, P.K. McLarty, and B.J. Baliga, “On the Presence of Aluminum in Thermally Grown Oxides on 6H-Silicon Carbide,” IEEE Electron Device Letters, vol. 17, No. 3, pp. 136-138, Mar. 1996. |
| S.M. Sze Semiconductor Devices, Physics and Technology. 2nd Edition, © 2002 John Wiley and Sons, p. 130. |
| S.T. Pantelides, “Atomic Scale Engineering of SiC Dielectric Interfaces,” DARPA/MTO High Power and ONR Power Switching MURI Reviews, Rosslyn, VA, Aug. 10-12, 1999. |
| Second European Examination Report Corresponding to International Application No. 07112298.0-2203; Date of Mailing: Jan. 16, 2012; 7 pages. |
| Senzaki et al.; Effects of Pyrogenic Reoxidation Annealing on Inversion Channel Mobility of 4H-SiC Metal-Oxide-Semiconductor Field-Effect Transistor Fabricated on (1120) Face; Japanese Journal of Applied Physics, Japan Society of Applied Physics, Tokyo, JP; vol. 40, No. 11B, Part 2; Nov. 2001; pp. L1201-L1203. |
| Singh, R. and J.W. Palmour, “Planer Terminations in 4H-SiC Schottky Diodes with Low Leakage and High Yields, ”IEEE International Symposium on Power Semiconductor Devices and ICs, 1997, pp. 157-160. |
| Stengl et al., “Variation of Lateral Doping—A New Concept to Avoid High Voltage Breakdown of Planar Junctions”, International Electron Devices Meeting; Washington, Dec. 1-4, 1985; pp. 154-157, XP002013050. |
| Stengl et al., Variation of Lateral Doping as a Field Terminator for High-Voltage Power Devices, IEEE Transactions on Electron Devices; vol. ED-33, No. 3, Mar. 1986, pp. 426-428, XP000836911. |
| Streetman “Bipolar Junction Transistors” Solid State Electronic Devices. Prentice Hall, Englewood Cliffs, NJ, 228-284 (1980). |
| Sugawara et al., “3.6 kV 4H-SiC JBS Diodes with Low RonS”. Materials Science Forum, vols. 338-342:2, pp. 1183-1186 (2000). XP-000944901. |
| Sundaresan et al., “Ultra-low resistivity A1+ implanted 4H-SiC obtained by microwave annealing and a protective graphite cap”, Solid-State Electronics vol. 52, 2008, pp. 140-145, XP022360431. |
| Suzuki et al. “Effect of Post-oxidation-annealing in Hydrogen on SiO2/4H-SiC Interface,” Materials Science Forum, vols. 338-342 (2000) 1073-6. |
| Sze, S.M. Physics of Semiconductor Devices, John Wiley & Sons, p. 383-390, 1981. |
| Thomas et al., “Annealing of Ion Implantation Damage in SiC Using a Graphite Mask”, Material Research Society Symposium Y Proceedings vol. 572, Spring 1999, pp. 45-50. |
| Treu et al. “A Surge Current Stable and Avalanche Rugged SiC Merged pn Schottky Diode Blocking 600V Especially Suited for PFC Applications” Materials Science Forum vols. 527-529: 1155-1158 (2006). |
| V.R. Vathulya and M.H. White, “Characterization of Channel Mobility on Implanted SiC to Determine Polytype Suitability for the Power DIMOS Structure,” Electronic Materials Conference, Santa Barbara, CA, Jun. 30-Jul. 2, 1999. |
| V.R. Vathulya, H. Shang, and M.H. White, “A Novel 6H-SiC Power DMOSFET with Implanted P-Well Spacer,” IEEE Electronic Device Letters, vol. 20, No. 7, Jul. 1999, pp. 354-356. |
| V.V. Afanasev, M. Bassler, G. Pensl, and M. Schulz, “Intrinsic SiC/SiO2 Interface States,” Phy. Stat. Sol. (a), vol. 162, pp. 321-337, 1997. |
| Vassilevski et al., “High Voltage Silicon Carbide Schottky Diodes with Single Zone Junction Termination Extension”, Materials Science Forum, 2007 Trans Tech Publications, vols. 556-557 (2007) pp. 873-876, XP8124186. |
| Vassilevski et al., “Protection of selectively implanted and patterned silicon carbide surfaces with graphite capping layer during post-implantation annealing, ”Institute of Physics Publishing, Semicond. Sci. Technol. 20 (2005) 271-278. |
| Wang et al. “High Temperature Characteristics of High-Quality SiC MIS Capacitors with O/N/O Gate Dielectric,” IEEE Transactions on Electron Devices. vol. 47, No. 2, Feb. 2000, pp. 458-462. |
| Williams et al. “Passivation of the 4H-SiC/SiO2 Interface with Nitric Oxide,” Materials Science Forum. vols. 389-393 (2002), pp. 967-972. |
| Xu et al. “Improved Performance and Reliability of N2O-Grown Oxynitride on 6H-SiH,” IEEE Electron Device Letters. vol. 21, No. 6, Jun. 2000, p. 298-300. |
| Y. Li et al., “High Voltage (3 kV) UMOSFETs in 4H-SiC,” Transactions on Electron Devices, vol. 49, No. 6, Jun. 2002. |
| Y. Wang, C. Weitzel, and M. Bhatnagar, “Accumulation-Mode SiC Power MOSFET Design Issues,” Materials Science Forum, 2000, vols. 338-342, pp. 1287-1290. |
| Yilmaz, “Optimization and Surface Charge Sensitivity of High Voltage Blocking Structures with Shallow Junctions, ”IEEE Transactions on Electron Devices, vol. 38, No. 3, Jul. 1991, pp. 1666-1675. |
| Zhang et al., “A 10-kV Monolithic Darlington Transistor with βforced of 336 in 4H-SiC,” IEEE Electron Device Letters, vol. 30, No. 2, Feb. 2009, pp. 142-144, XP011240662. |
| Zhang et al.; Design and Fabrications of High Voltage IGBTs on 4H-SiC; 2006 IEEE Proceedings of the 18th International Symposium on Power Semiconductor Devices & ICs, Napels, Italy Jun. 4-8, 2006, pp. 1-4. |
| International Search Report and the Written Opinion of the International Searching Authority corresponding to Application No. PCT/US2011/027383; Date of Mailing: May 20,2011; 8 Pages. |
| International Search Report Corresponding to International Application No. PCT/US2012/27874; Date of Mailing: Jul. 13, 2012; 7 Pages. |
| Number | Date | Country | |
|---|---|---|---|
| 20110248285 A1 | Oct 2011 | US |
| Number | Date | Country | |
|---|---|---|---|
| Parent | 11496842 | Aug 2006 | US |
| Child | 12492670 | US |
| Number | Date | Country | |
|---|---|---|---|
| Parent | 12492670 | Jun 2009 | US |
| Child | 13051606 | US |
