Semiconductor processing apparatus comprising chamber partitioned into reaction and transfer sections

Information

  • Patent Grant
  • 6899507
  • Patent Number
    6,899,507
  • Date Filed
    Friday, February 8, 2002
    22 years ago
  • Date Issued
    Tuesday, May 31, 2005
    19 years ago
Abstract
Semiconductor processing equipment that has increased efficiency, throughput, and stability, as well as reduced operating cost, footprint, and faceprint is provided. Other than during deposition, the atmosphere of both the reaction chamber and the transfer chamber are evacuated using the transfer chamber exhaust port, which is located below the surface of the semiconductor wafer. This configuration prevents particles generated during wafer transfer or during deposition from adhering to the surface of the semiconductor wafer. Additionally, by introducing a purge gas into the transfer chamber during deposition, and by using an insulation separating plate 34, the atmospheres of the transfer and reaction chambers can be effectively isolated from each other, thereby preventing deposition on the walls and components of the transfer chamber. Finally, the configuration described herein permits a wafer buffer mechanism to be used with the semiconductor processing equipment, thereby further increasing throughput and efficiency.
Description
BACKGROUND OF THE INVENTION

1. Field of the Invention


The present invention generally relates to vacuum load lock semiconductor processing equipment, and more specifically relates to compact single-wafer processing semiconductor processing equipment that can efficiently process wafers continuously or simultaneously.


2. Description of the Related Art


Generally, a semiconductor processing apparatus that uses a vacuum load lock system includes a load lock chamber, a transfer chamber and multiple reaction chambers that are connected to the transfer chamber. For each apparatus, a substrate-handling robot is used to automatically supply substrates to the reaction chambers. In such an arrangement, an atmospheric robot first brings a substrate inside the load lock chamber from a cassette or a front opening unified pod (“FOUP”). The FOUP may comprise a detachable cassette and a box with a front-opening interface. After the substrates are placed in the load lock chamber, the load lock chamber is evacuated, and the substrate is transferred to a reaction chamber by a vacuum robot provided inside a common polygon-shaped transfer chamber. After the substrate is fully processed in the reaction chamber, it is returned to the load lock chamber by the vacuum robot. Lastly, after the load lock chamber is restored to atmospheric pressure, the processed substrate returned to the cassette or the FOUP by the atmospheric robot. This type of apparatus is generally called a “cluster tool.”


As the number of reaction chambers increases, the area occupied by the processing apparatus (the “footprint”) and the width of the front panel of the apparatus (the “faceprint”) increase, as does the cost of operation. This is because the conventional single-wafer processing apparatus possesses a common polygon-shaped transfer chamber to which each of the reaction chambers is attached, radiating in all directions. Additionally, the number of reaction chambers in a layout is limited by the number of sides of the polygon-shaped transfer chamber. Furthermore, in the conventional single-wafer processing apparatus, each reaction chamber has independent gas and vacuum lines, and each reaction chamber independently performs deposition (film forming). Thus, if the number of reaction chambers is to be increased to improve productivity, the number of gas lines and vacuum pumps must increase as well, thereby increasing the complexity of the processing apparatus.


To reduce the footprint or the faceprint of the conventional single-wafer processing apparatus, a transfer mechanism has been included inside the load lock chamber. The transfer mechanism is simply a handling unit capable of holding substrates and loading/unloading substrates from the reaction chamber. The load lock chamber is separated from the reaction chamber using a gate valve. This configuration allows the footprint or faceprint of the processing apparatus to be reduced to a certain degree, but the reduction is not satisfactory, no improvement of process efficiency or productivity is made, and the total system is generally not simplified. Furthermore, this configuration makes it difficult to supply wafers to the reaction chambers in a continuous chemical vapor deposition (“CVD”) process, such as in an ashing process. Finally, during deposition a film is apt to form around the gate valve, thereby necessitating installation of an expensive plasma-proof O-ring for CVD processes using plasma.


Although incorporation of a W-shaped transfer arm into the load lock chamber may solve some of these problems, so doing increases the capacity of the load lock chamber, thereby increasing the time required for evacuating and pressurizing the load lock chamber and thus decreasing processing capacity.


SUMMARY OF THE INVENTION

One object of the present invention is to provide semiconductor processing equipment that realizes low cost, small footprint, small faceprint, stable process and high throughput.


Another object of the present invention is to reduce the volume of the reaction chambers to reduce gas consumption and to reduce deposition on the reaction chamber walls.


According to one aspect of the present invention, the semiconductor processing equipment comprises a load lock chamber, a transfer chamber situated next to the load lock chamber, and a reaction chamber situated above the transfer chamber. The semiconductor processing equipment further comprises a thin link wafer transfer arm capable of operating in vacuum, and capable of transferring wafers between the respective chambers.


According to another aspect of the present invention, the load lock chamber, the transfer chamber and the reaction chamber each have respective exhaust ports. In such a configuration air is evacuated from the transfer chamber and the reaction chamber by switching between the exhaust port of the transfer chamber and the exhaust port of the reaction chamber.


According to another aspect of the present invention, during deposition and cleaning, the atmosphere of the transfer chamber is effectively separated from the atmosphere of the reaction chamber by an insulation separating plate, and by pressurizing the transfer chamber with an inactive gas. This configuration prevents the reaction gas in the reaction chamber from flowing into the transfer chamber. Furthermore, the presence of separate exhaust ports for the reaction chamber and the transfer chamber facilitates the cleaning of the transfer chamber.


According to another aspect of the present invention, an insulating material is used to comprise an exhaust duct which also functions as a reaction chamber side wall. This configuration reduces plasma deposition on the interior walls of the reaction chamber.


According to another aspect of the present invention, the transfer chamber is positioned below the reaction chamber, thereby preventing the formation of a film around the gate valve that separates the load lock chamber from the transfer chamber. This configuration further allows deposition on multiple wafers without the generation of foreign contaminating substances.


According to another aspect of the present invention, the transfer chamber is positioned below the reaction chamber, thereby making it possible to install a temporary storing mechanism for wafers adapted to increase the overall throughput of the semiconductor processing equipment. Additional details on the wafer buffer mechanism are provided in U.S. patent application Ser. No. 10/187,670, filed 1 Jul. 2002.


According to another aspect of the present invention, the reaction chamber is evacuated from a position below the surface of a semiconductor wafer being transferred into the reaction chamber, thereby reducing the adhesion of particles that may be generated when a semiconductor wafer is transferred into the transfer chamber or during deposition. Furthermore, this configuration provides a smaller reaction chamber, thereby increasing the efficiency of the semiconductor processing equipment.





BRIEF DESCRIPTION OF THE DRAWINGS

These and other features of this invention will now be described with reference to the drawings of preferred embodiments which are intended to illustrate and not to limit the invention.



FIG. 1A is a layout view schematically illustrating the configuration of the load lock chamber, the transfer chamber and the reaction chamber according to one embodiment of the present invention.



FIG. 1B is a cross-sectional view schematically illustrating the configuration of the load lock chamber, the transfer chamber and the reaction chamber in one embodiment of the present invention.



FIG. 2 is a cross-sectional view schematically illustrating the configuration of one embodiment of the present invention during deposition.



FIG. 3 is a cross-sectional view schematically illustrating the configuration of one embodiment of the present invention during wafer transfer from the reaction chamber.



FIG. 4 is schematic illustration of the gas and vacuum lines according to one embodiment of the present invention.





DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS


FIGS. 1 through 4 schematically illustrate one embodiment of semiconductor processing equipment that uses a vacuum load lock system. The embodiment comprises a load lock chamber 10 adapted to queue semiconductor wafers 40 before processing, a transfer chamber 20 and a reaction chamber 30 for growing a film on semiconductor wafers 40. The transfer chamber 20 is positioned adjacent to the load lock chamber 10, and the reaction chamber 30 is positioned above the transfer chamber 20. A transfer robot 22 is positioned outside the load lock chamber 10, and comprises a thin link wafer transfer arm 24 capable of transferring semiconductor wafers 40 from the transfer robot 22 to the load lock chamber 10, the transfer chamber 20, and the reaction chamber 30.


In such embodiments, the load lock chamber 10 further comprises a load lock exhaust port 12, the transfer chamber 20 further comprises a transfer exhaust port 26, and the reaction chamber 30 further comprises a reaction exhaust port 32. These exhaust ports allow the transfer chamber 20 and the reaction chamber 30 to be evacuated.


During a semiconductor wafer deposition process, and during cleaning of the semiconductor processing equipment, the atmosphere of the transfer chamber 20 is effectively isolated from the atmosphere of the reaction chamber 30. This isolation is accomplished through by using an insulation separating plate 34, and by bringing an inactive gas into the transfer chamber 20. These steps prevent the reaction gas present in the reaction chamber 30 from flowing into the transfer chamber 20.


Additionally, an insulating material may be used to comprise the reaction exhaust port 32, and the side walls of the reaction chamber 30. This configuration reduces plasma deposition on the reaction chamber side walls, thereby increasing the efficiency of the semiconductor processing equipment and reducing the cleaning costs associated with operation of the equipment.


Furthermore, placing the transfer chamber 20 below the reaction chamber 30 provides multiple advantages. For example this configuration reduces the formation of film around the gate valve 14 that separates the transfer chamber 20 from the load lock chamber 10, thereby allowing deposition on multiple semiconductor wafers 40 without generating contaminating substances. Additionally, this configuration permits installation of a wafer buffer mechanism 42, that can be used in the transfer of semiconductor wafers 40 between the load lock chamber and the transfer chamber 20. Additional details of the wafer buffer mechanism 42 are available in U.S. patent application Ser. No. 10/187,670, filed 1 Jul. 2002.


By evacuating the reaction chamber 30 from below the surface of a semiconductor wafer 40 that is being transferred from the transfer chamber, the adhesion of particles generated during wafer transfer or during deposition is reduced or prevented. Furthermore, this exhausting configuration allows the reaction chamber to be made smaller. By switching the active exhaust port from the transfer chamber 20 to the reaction chamber 30, and by feeding a purge gas into the transfer chamber 20, the flow of reaction gas into the transfer chamber 20 is prevented. During cleaning, this same gas flow configuration may be used, although cleaning may be performed using the transfer exhaust port, thereby enabling the cleaning of the interior of the transfer chamber 20.



FIG. 2 schematically illustrates one embodiment of the mechanism that prevents the reaction gas in the reaction chamber 30 from flowing into the transfer chamber 20. In such embodiments, an inactive gas is introduced into the transfer chamber 20 during deposition, thereby effectively isolating the transfer chamber 20 from the reaction chamber 30.


As illustrated in FIG. 3, when a semiconductor wafer 40 is transferred to the reaction chamber 30, or is being queued in the transfer chamber 20, the atmosphere of the reaction chamber 30 is evacuated from the transfer exhaust port 26, which is located below the surface of the semiconductor wafer 40. This configuration prevents particles generated during wafer transfer or during deposition from adhering to the surface of the semiconductor wafer 40.



FIG. 4 schematically illustrates the configuration of the gas and vacuum lines according to one embodiment of the present invention.


The semiconductor processing equipment according to the embodiments described above features reduced operating cost, footprint, and faceprint. Additionally, by reducing the capacity of the reaction chamber 30, and by comprising the reaction chamber walls of an insulating material, deposition on the walls of the reaction chamber 30 is minimized, thereby allowing this equipment to be operated with increased efficiency, throughput, and stability.

Claims
  • 1. Vacuum load lock semiconductor wafer processing equipment, comprising: a load lock chamber, a transfer chamber, a reaction chamber located above said transfer chamber, and a robot located outside said load lock chamber that includes a wafer transfer arm that is configured to support said semiconductor wafers in the reaction chamber during a wafer processing process, wherein said wafer transfer arm is adapted to operate inside said load lock chamber and inside a vacuum, and is adapted to transfer said semiconductor wafers between the load lock chamber, the transfer chamber, and the reaction chamber.
  • 2. The vacuum load lock semiconductor processing equipment described in claim 1, further comprising: a load lock chamber exhaust port through which gases within the load lock chamber can be evacuated, a transfer chamber exhaust port through which gases within the transfer chamber can be evacuated, and a reaction chamber exhaust port through which gases within the reaction chamber can be evacuated.
  • 3. The vacuum load lock semiconductor processing equipment described in claim 2, wherein said transfer chamber is evacuated from a position lower than said semiconductor wafers.
  • 4. The vacuum load lock semiconductor processing equipment described in claim 1, further comprising: an insulation separating plate adapted to separate said transfer chamber from said reaction chamber.
  • 5. The vacuum load lock semiconductor processing equipment described in claim 1, wherein said reaction chamber comprises an insulating material.
  • 6. The vacuum load lock semiconductor processing equipment described in claim 1, wherein said transfer chamber and said reaction chamber are configured to prevent formation of a film on an interior surface of said transfer chamber.
  • 7. A method of processing a semiconductor wafer, the method comprising: providing a load lock chamber, a transfer chamber, and a reaction chamber, wherein the reaction chamber is positioned above the transfer chamber; moving a semiconductor wafer between the load lock chamber, the transfer chamber, and the reaction chamber using a wafer transfer arm; when the semiconductor wafer is not in the reaction chamber, removing gases from the transfer chamber and the reaction chamber through a transfer chamber exhaust port that is positioned below a wafer processing position; and when the semiconductor wafer is in the reaction chamber, removing gases from the transfer chamber and the reaction chamber through a reaction chamber exhaust port located in the reaction chamber.
  • 8. The method of claim 7, further comprising: introducing an inactive gas into the transfer chamber; flowing the inactive gas from the transfer chamber to the reaction chamber during a wafer processing operation; and exhausting the inactive gas through the reaction chamber exhaust port during the wafer processing operation.
  • 9. The method of claim 7, further comprising providing an insulating material on an interior surface of the reaction chamber.
  • 10. The method of claim 9, wherein the semiconductor wafer separates the reaction chamber from the transfer chamber in the wafer processing position without a seal.
  • 11. The method of claim 7, further comprising pressurizing the transfer chamber with an inactive gas during a wafer processing operation.
  • 12. The method of claim 7, further comprising switching an active exhaust port from the transfer chamber exhaust port to the reaction chamber exhaust port.
  • 13. A method of processing semiconductor wafers, comprising: providing a load lock chamber, a transfer chamber, and a reaction chamber, wherein said reaction chamber is located above said transfer chamber; providing a robot that includes a wafer transfer arm, wherein said wafer transfer arm is adapted to operate inside said load lock chamber and inside a vacuum and to support said semiconductor wafers in the reaction chamber during a wafer processing process; transferring said semiconductor wafers between said load lock chamber, said transfer chamber, and said reaction chamber using said wafer transfer arm; evacuating said reaction chamber by removing a gas within the reaction chamber through a reaction chamber exhaust port; and evacuating said transfer chamber by removing a gas within the transfer chamber through a transfer chamber exhaust port.
  • 14. A method of processing semiconductor wafers, comprising: providing a load lock chamber, a transfer chamber, and a reaction chamber, wherein said reaction chamber is located above said transfer chamber; providing a robot that includes a wafer transfer arm, wherein said wafer transfer arm is adapted to operate inside said load lock chamber and inside a vacuum and to support said semiconductor wafers in the reaction chamber during a wafer processing process; transferring said semiconductor wafers between said load lock chamber, said transfer chamber, and said reaction chamber using said wafer transfer arm; and; preventing a reaction gas in said reaction chamber from entering said transfer chamber by introducing an inactive gas into said transfer chamber.
  • 15. A method of processing semiconductor wafers, comprising: providing a load lock chamber, a transfer chamber, and a reaction chamber, wherein said reaction chamber is located above said transfer chamber; providing a robot that includes a wafer transfer arm, wherein said wafer transfer arm is adapted to operate inside said load lock chamber and inside a vacuum and to support said semiconductor wafers in the reaction chamber during a wafer processing process; transferring said semiconductor wafers between said load lock chamber, said transfer chamber, and said reaction chamber using said wafer transfer arm; and; preventing deposition on an interior surface of said reaction chamber by providing an insulating material on said interior surface of said reaction chamber.
US Referenced Citations (98)
Number Name Date Kind
4828224 Crabb et al. May 1989 A
4889609 Cannella Dec 1989 A
4895107 Yano et al. Jan 1990 A
4949783 Lakios et al. Aug 1990 A
4951601 Maydan et al. Aug 1990 A
4990047 Wagner et al. Feb 1991 A
5071460 Fujiura et al. Dec 1991 A
5080549 Goodwin et al. Jan 1992 A
5121705 Sugino Jun 1992 A
5186718 Tepman et al. Feb 1993 A
5192371 Shuto et al. Mar 1993 A
5199483 Bahag Apr 1993 A
5217501 Fuse et al. Jun 1993 A
5223001 Saeki Jun 1993 A
5229615 Brune et al. Jul 1993 A
5286296 Sato et al. Feb 1994 A
5388944 Takanabe et al. Feb 1995 A
5391035 Krueger Feb 1995 A
5433785 Saito Jul 1995 A
5462397 Iwabuchi Oct 1995 A
5516732 Flegal May 1996 A
5520742 Ohkase May 1996 A
5520743 Takahashi May 1996 A
5538390 Salzman Jul 1996 A
5571330 Kyogoku Nov 1996 A
5586585 Bonora et al. Dec 1996 A
5609459 Muka Mar 1997 A
5609689 Kato et al. Mar 1997 A
5611655 Fukasawa et al. Mar 1997 A
5613821 Muka et al. Mar 1997 A
5630690 Salzman May 1997 A
5651868 Canady et al. Jul 1997 A
5664925 Muka et al. Sep 1997 A
5683072 Ohmi et al. Nov 1997 A
5697750 Fishkin et al. Dec 1997 A
5730801 Tepman et al. Mar 1998 A
5752796 Muka May 1998 A
5784799 Kato et al. Jul 1998 A
5785796 Lee Jul 1998 A
5788447 Yonemitsu et al. Aug 1998 A
5810538 Ozawa et al. Sep 1998 A
5810942 Narayanswami et al. Sep 1998 A
5820692 Baecker et al. Oct 1998 A
5855681 Mayden et al. Jan 1999 A
5857848 Takahashi et al. Jan 1999 A
5879459 Gadgil et al. Mar 1999 A
5882165 Mayden et al. Mar 1999 A
5882413 Beaulieu et al. Mar 1999 A
5883017 Tepma et al. Mar 1999 A
5885675 Martin Mar 1999 A
5897710 Sato et al. Apr 1999 A
5900105 Toshima May 1999 A
5913978 Kato et al. Jun 1999 A
5934856 Asakawa et al. Aug 1999 A
5970717 Tateyama Oct 1999 A
5974682 Akimoto Nov 1999 A
5975740 Lin et al. Nov 1999 A
5976312 Shimizu et al. Nov 1999 A
6000227 Krocker Dec 1999 A
6022586 Hashimoto et al. Feb 2000 A
6042623 Edwards Mar 2000 A
6045315 Azumano et al. Apr 2000 A
6048154 Wytman Apr 2000 A
6053686 Kyogoku Apr 2000 A
6053980 Suda et al. Apr 2000 A
6063203 Satoh May 2000 A
6071055 Tepman Jun 2000 A
6073366 Aswad Jun 2000 A
6074538 Ohmi et al. Jun 2000 A
6096135 Guo et al. Aug 2000 A
6106634 Ghanayem et al. Aug 2000 A
6108937 Raaijmakers Aug 2000 A
6113704 Satoh et al. Sep 2000 A
6120605 Sato Sep 2000 A
6154301 Harvey Nov 2000 A
6162299 Raaijmakers Dec 2000 A
6193803 Sato et al. Feb 2001 B1
6224312 Sundar May 2001 B1
6224679 Sasaki et al. May 2001 B1
6234107 Tanaka et al. May 2001 B1
6236903 Kim et al. May 2001 B1
6261048 Muka Jul 2001 B1
6264804 Lee et al. Jul 2001 B1
6280134 Nering Aug 2001 B1
6283060 Yamazaki et al. Sep 2001 B1
6286230 White et al. Sep 2001 B1
6305898 Yamagishi et al. Oct 2001 B1
6312525 Bright et al. Nov 2001 B1
6464825 Shinozaki Oct 2002 B1
6488775 Shimizu et al. Dec 2002 B2
6488778 Ballantine et al. Dec 2002 B1
6536136 Saga Mar 2003 B2
6551045 Binnard et al. Apr 2003 B2
6609869 Aggarwal et al. Aug 2003 B2
6709521 Hiroki Mar 2004 B1
20010041122 Kroeker Nov 2001 A1
20030160239 Shinagawa et al. Aug 2003 A1
20030219977 Pomarede et al. Nov 2003 A1
Foreign Referenced Citations (5)
Number Date Country
0 209 150 Jan 1987 EP
1 139 393 Apr 2001 EP
06-275703 Sep 1994 JP
WO 9414185 Jun 1994 WO
WO 0104935 Jan 2001 WO
Related Publications (1)
Number Date Country
20030152445 A1 Aug 2003 US