Patent Application
20250140683
The disclosure relates in general to a semiconductor structure and a manufacturing method thereof, and more particularly to a semiconductor structure for connecting two metal layers and a manufacturing method thereof.
Resistance-capacitance (RC) delay was significantly impact device performance as dimension shrinkage. In traditional damascene structure, higher-k etch-stop-layer and low-k dielectric damage resulted in a poor capacitance performance.
Aspects of the present disclosure are best understood from the following detailed description when read with the accompanying figures. It is noted that, in accordance with the standard practice in the industry, various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.
The following disclosure provides many different embodiments, or examples, for implementing different features of the provided subject matter. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. For example, the formation of a first feature over or on a second feature in the description that follows may include embodiments in which the first and second features are formed in direct contact, and may also include embodiments in which additional features may be formed between the first and second features, such that the first and second features may not be in direct contact. In addition, the present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
Further, spatially relative terms, such as “beneath,” “below,” “lower,” “above,” “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. The spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. The apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.
Integrated circuit manufacturing process flow is typically divided into three categories: front-end-of-line (FEOL) process, middle-end-of-line (MEOL) process, and back-end-of-line (BEOL) process. The FEOL process generally encompasses processes related to fabricating IC devices, such as transistors. For example, the FEOL processes may include forming isolation, gate structures, and source and drain (generally referred to as source/drain). The MEOL process generally encompasses processes related to fabricating contacts to conductive components (or conductive regions) of the IC devices, such as contacts to the gate structures and/or the source/drain. Contacts fabricated during MEOL may be referred to as device-level contacts, metal contacts, and/or local interconnects. The BEOL process generally encompasses processes related to fabricating a multilayer interconnect (MLI) structure that interconnects IC features fabricated by the FEOL process and the MEOL process, thereby enabling operation of the IC devices. Often, each layer in the MLI structure (also referred to as an interconnect layer or interconnect level) includes at least one conductive component disposed in an insulator layer, such as a metal line and a via disposed in a dielectric layer, where the via connects the metal line to a conductive feature in a different interconnect layer.
Resistance-capacitance (RC) delay significantly impacts the device performance as dimension shrinkage. In traditional damascene structure, the etching stop layer with high-k and the dielectric layer with low-k resulted in a poor capacitance performance.
The present disclosure provides a new structure with air-gap for capacitance reduction and performance boost. The via in this structure could be self-aligned and could provide time dependent dielectric breakdown (TDDB) improvement. Furthermore, the process can be easily integrated with known process flow. The present disclosure can be implanted to FEOL, MEOL and BEOL for high performance application.
Please refer to
The material of the first dielectric layer IDL11 is a low-k material with a k-value less than about 4.0. The material of the first dielectric layer IDL11 is, for example, silicon oxide (SiOx), silicon oxycarbide (SiCO), silicon carbon nitride (SiCN), silicon oxycarbonitride (SiCON), silicon oxynitride (SiNO), silicon nitride (SiNx), carbon-doped hydrogenated silicon oxide (SiOCH), oxygen doped carbide (ODC), nitrogen doped silicon carbide (NDC), tetraethylorthosilicate (TEOS), the like or a combination thereof.
The first metal layer M1x is embedded in the first dielectric layer IDL11. The first metal layer M1x includes a first conductive line L11 and a second conductive line L12. The material of the first metal layer M1x is, for example, copper (Cu), ruthenium (Ru), tungsten (W), titanium (Ti), aluminum (Al), cobalt (Co), molybdenum (Mo), iridium (Ir), rhodium (Rh), graphene, nickel (Ni), gold (Au), silver (Ag), gold-aluminum (AuAl), the like, or a combination thereof. The material of the first conductive line L11 and the material of the second conductive line L12 could be identical or different.
The aspect ratio (A/R) of the first conductive line L11 is, for example, 1 to 4. The aspect ratio (A/R) of the second conductive line L12 is, for example, 1 to 4. The aspect ratio (A/R) of the first conductive line L11 and the aspect ratio (A/R) of the second conductive line L12 could be identical or different.
The first barrier layer BRI1 and the first liner layer LN11 are disposed between the first metal layer M1x and the first dielectric layer IDL11. The material of the first barrier layer BR11 is, for example, titanium nitride (TiN), tantalum nitride (TaN) or silicon nitride (SiN), the like, or a combination thereof. The material of the first liner layer LN11 is, for example, cobalt (Co), titanium, titanium nitride, tantalum, tantalum nitride, or the like.
The via VA1 is disposed on and connected to the first conductive line L11. The material of the via VA1 is, for example, copper (Cu), ruthenium (Ru), tungsten (W), titanium (Ti), aluminum (Al), cobalt (Co), molybdenum (Mo), iridium (Ir), rhodium (Rh), graphene, nickel (Ni), gold (Au), silver (Ag), gold-aluminum (AuAl), the like, or a combination thereof. The material of the via VA and the material of the first metal layer M1x could be identical or different. The height of the via VA1 is, for example, 100 to 1000 Å.
The second barrier layer BR12 and the second liner layer LN12 are disposed between the via VA1 and the second dielectric layer IDL12. The material of the second barrier layer BR12 is, for example, titanium nitride (TiN), tantalum nitride (TaN) or silicon nitride (SiN), the like, or a combination thereof. The material of the second liner layer LN12 is, for example, cobalt (Co), titanium, titanium nitride, tantalum, tantalum nitride or the like.
The air gap GP1 is located on the second conductive line L12. The air gap GP1 filled with air without any metal material or dielectric material. The height of the air gap GP1 is, for example, 50 to 200 Å.
The sustaining layer ST1 covers the air gap GP1. The sustaining layer ST1 is used to sustain the space of the air gap GP1. The material of the sustaining layer ST1 is, for example, silicon carbon nitride (SiCxNy), boron nitride (BN), boron carbonitride (BCN), silicon oxycarbonitride (SiOCN), silicon oxycarbide (SiOC), the like, or a combination thereof. The thickness of the sustaining layer ST1 is, for example, 10 to 50 Å.
The etching stop layer ESL1 is disposed on the sustaining layer ST1. The etching stop layer ESL1 is a single layer structure or a multi-layer structure. The material of the etching stop layer ESL1 is, for example, silicon carbon nitride (SiCxNy), silicon oxycarbide (SixOyCz), silicon oxide (SiOx), silicon nitride (SiNx), aluminum oxynitride (AlOxNy), metal oxide (e.g. oxygen doped carbide (ODC), nitrogen doped silicon carbide (NDC), tetraethylorthosilicate (TEOS), aluminum oxide (AlOx)), boron nitride (BN), boron carbonitride (BCN), silicon oxycarbonitride (SiOCN), the like, or a combination thereof. The thickness of the etching stop layer ESL1 is, for example, 0 to 300 Å.
The second dielectric layer IDL12 is disposed on the etching stop layer ESL1. The material of the second dielectric layer IDL12 is a low-k material with a k-value less than about 4.0. The material of the second dielectric layer IDL12 is, for example, silicon oxide (SiOx), silicon oxycarbide (SiCO), silicon carbon nitride (SiCN), silicon oxycarbonitride (SiCON), silicon oxynitride (SiNO), silicon nitride (SiNx), carbon-doped hydrogenated silicon oxide (SiOCH), oxygen doped carbide (ODC), nitrogen doped silicon carbide (NDC), tetraethylorthosilicate (TEOS), the like or a combination thereof. The material of the second dielectric layer IDL12 and the material of the first dielectric layer IDL11 is identical or different. The thickness of the second dielectric layer IDL12 is, for example, 100 to 1000 Å.
The second metal layer M1x+1 is disposed on the second dielectric layer IDL12 and connected to the via VAL. The material of the second metal layer M1x+1 is, for example, copper (Cu), ruthenium (Ru), tungsten (W), titanium (Ti), aluminum (Al), cobalt (Co), molybdenum (Mo), iridium (Ir), rhodium (Rh), graphene, nickel (Ni), gold (Au), silver (Ag), gold-aluminum (AuAl), the like, or a combination thereof. The material of the via VA1 and the material of the second metal layer M1x+1 could be identical or different. The aspect ratio (A/R) of the second metal layer M1x+1 is, for example, 1 to 4.
The third barrier layer BR13 and the third liner layer LN13 are disposed between the second metal layer M1x+1 and the second dielectric layer IDL12. The material of the third barrier layer BR13 is, for example, titanium nitride (TiN), tantalum nitride (TaN) or silicon nitride (SiN), the like, or a combination thereof. The material of the third liner layer LN13 is, for example, cobalt (Co), titanium, titanium nitride, tantalum, tantalum nitride or the like.
As shown in the
A top surface of the second conductive line L12 is fully covered by the air gap GP1. The top surface of the second conductive line L12 is fully exposed by air. In this embodiment, the air gap GP1 also covers the first barrier layer BR11 and the first liner layer LN11 disposed between the second conductive line L12 and the first dielectric layer IDL11. The air gap GP1 formed on the second conductive line L12 could improve the capacitance performance.
A top surface of the first dielectric layer IDL11 is higher than a top surface of the second conductive line L12 and a bottom of the via VA1 is lower than a top of the air gap GP1. As shown in the
Please refer to
Afterwards, as shown in the
Then, as shown in the
Next, as shown in the
Afterwards, as shown in the
Then, as shown in the
Next, as shown in the
Then, as shown in the
Next, as shown in the
Afterwards, as shown in the
Next, as shown in the
For example, in this step, a trench TC12 is formed in the second dielectric layer IDL12 to expose the first conductive line L11. Next, the second barrier layer BR12 and the third barrier layer BR13 are formed in the trench TC12 and on the second dielectric layer IDL12. The second barrier layer BR12 and the third barrier layer BR13 could be formed, for example, by chemical vapor deposition (CVD), physical vapor deposition (PVD), plating or other suitable processes. Then, the second liner layer LN12 and the third liner layer LN13 are formed on the second barrier layer BR12 and the third barrier layer BR13 respectively. The second liner layer LN12 and the third liner layer are formed, for example, by atomic layer deposition (ALD), plasma enhanced atomic layer deposition (PEALD), vapor phase epitaxy (VPE), molecular beam epitaxy (MBE), or other suitable process. Next, the via VA1 is formed in the trench TC12 and the second metal layer M1x+1 is formed on the third liner layer LN13. The via VA1 and the second metal layer M1x+1 could be formed, for example, by electro chemical plating (ECP), electroless deposition (ELD), chemical vapor deposition (CVD), physical vapor deposition (PVD), plating or other suitable processes. The patterning for the via VA1 could be performed by 1P1E (one-patterning-one-etching) process or 2P2E (two-patterning-two-etching) process. According to the
As shown in the
In addition to the above embodiment, another embodiment of the semiconductor structure may be adopted. Please refer to
Please refer to
Afterwards, as shown in the
Then, as shown in the
Next, as shown in the
Afterwards, as shown in the
Then, as shown in the
Next, as shown in the
Then, as shown in the
Next, as shown in the
Afterwards, as shown in the
Next, as shown in the
As shown in the
In addition to the above embodiment, another embodiment of the semiconductor structure may be adopted. Please refer to
Please refer to
Afterwards, as shown in the
Then, as shown in the
Next, as shown in the
Afterwards, as shown in the
Then, as shown in the
Next, as shown in the
Then, as shown in the
Next, as shown in the
Afterwards, as shown in the
Next, as shown in the
As shown in the
According to the disclosure, several embodiments are provided. The example embodiments are not used to limit the present disclosure. The example embodiments may include the following examples.
Example Embodiment A: A semiconductor structure is provided. The semiconductor structure includes a first dielectric layer, a first metal layer, a via, an air gap, an etching stop layer, a second dielectric layer, and a second metal layer. The first metal layer is embedded in the first dielectric layer. The first metal layer includes a first conductive line and a second conductive line. The via is disposed on the first conductive line. The air gap is located on the second conductive line. The sustaining layer covers the air gap. The etching stop layer is disposed on the sustaining layer. The second dielectric layer is disposed on the etching stop layer. The second metal layer is disposed on the second dielectric layer and connected to the via.
Example Embodiment based on the Example Embodiment A: A height of the air gap is 50 to 200 Å.
Example Embodiment based on the Example Embodiment A: A top surface of the second conductive line is fully covered by the air gap.
Example Embodiment based on the Example Embodiment A: A top surface of the first dielectric layer is higher than a top surface of the second conductive layer.
Example Embodiment based on the Example Embodiment A: A thickness of the sustaining layer is 10 to 50 Å.
Example Embodiment based on the Example Embodiment A: The sustaining layer covers the first dielectric layer.
Example Embodiment based on the Example Embodiment A: A material of the sustaining layer is silicon carbon nitride (SiCxNy), boron nitride (BN), boron carbonitride (BCN), silicon oxycarbonitride (SiOCN), silicon oxycarbide (SiOC) or a combination thereof.
Example Embodiment based on the Example Embodiment A: A bottom of the via is lower than a top of the air gap.
Example Embodiment B: A semiconductor structure is provided. The semiconductor includes a first dielectric layer, a first metal layer, a via, a sustaining layer, an etching stop layer, a second dielectric layer and a second metal layer. The first metal layer is embedded in the first dielectric layer. The first metal layer includes a first conductive line and a second conductive line. A top surface of the second conductive line is exposed by air. The via is disposed on the first conductive line. The sustaining layer is covered the first dielectric layer. The etching stop layer is disposed on the sustaining layer. The second dielectric layer is disposed on the etching stop layer. The second metal layer is disposed on the second dielectric layer and connected to the via.
Example Embodiment based on the Example Embodiment B: A distance between the second conductive line and the sustaining layer is 50 to 200 Å.
Example Embodiment based on the Example Embodiment B: The top surface of the second conductive line is fully exposed by air.
Example Embodiment based on the Example Embodiment B: A top surface of the first dielectric layer is higher than the top surface of the second conductive layer.
Example Embodiment based on the Example Embodiment B: A thickness of the sustaining layer is 10 to 50 Å.
Example Embodiment based on the Example Embodiment B: The sustaining layer covers the first dielectric layer.
Example Embodiment based on the Example Embodiment B: A material of the sustaining layer is silicon carbon nitride (SiCxNy), boron nitride (BN), boron carbonitride (BCN), silicon oxycarbonitride (SiOCN), silicon oxycarbide (SiOC) or a combination thereof.
Example Embodiment based on the Example Embodiment B: A bottom of the via is lower than a bottom surface of the sustaining layer.
Example Embodiment C: A manufacturing method of a semiconductor structure is provided. The manufacturing method of the semiconductor structure includes the following steps. forming a first dielectric layer; forming a first metal layer embodied in the first dielectric layer, wherein the first metal layer includes a first conductive line and a second conductive line; forming a first concave and a second concave on the first conductive line and the second conductive line respectively; forming a sacrificial material in the first concave, the second concave and on the first dielectric layer; thinning down the sacrificial material to expose the first dielectric layer; forming a sustaining layer on the sacrificial material and the first dielectric layer; forming a third concave to expose the first conductive line; removing the sacrificial material to form an air gap disposed between the sustaining layer and the second conductive line; forming an etching stop layer on the sustaining layer and in the third concave; forming a second dielectric layer on the etching stop layer; and forming a via and a second metal layer, wherein the via is embedded in the second dielectric layer and connects the first conductive line, and the second metal layer is formed on the second dielectric layer to connect the via.
Example Embodiment based on the Example Embodiment C: A width of the third concave is larger than a width of the second concave.
Example Embodiment based on the Example Embodiment C: in the thinning down the sacrificial material, the sacrificial material is thinned down by chemical mechanical polish (CMP) process or etching process.
Example Embodiment based on the Example Embodiment C: in the removing the sacrificial material, the sacrificial material is removed by a thermal process.
The foregoing outlines features of several embodiments so that those skilled in the art may better understand the aspects of the present disclosure. Those skilled in the art should appreciate that they may readily use the present disclosure as a basis for designing or modifying other processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments introduced herein. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the present disclosure, and that they may make various changes, substitutions, and alterations herein without departing from the spirit and scope of the present disclosure.
