The present application relates generally to the field of semiconductor processing and, in a specific exemplary embodiment, to a system and method of rapidly transporting substrates within a processing chamber.
In the manufacture of semiconductor devices, process chambers are frequently interfaced to permit transfer of wafers or substrates, for example, between the interfaced chambers. The transfer is typically performed via transfer modules that move the wafers, for example, through slots or ports that are provided in adjacent walls of the interfaced chambers. Transfer modules are generally used in conjunction with a variety of wafer processing modules (PMs), which may include semiconductor etching systems, material deposition systems, and flat panel display etching systems.
Semiconductor device geometries (i.e., integrated circuit design rules) have decreased dramatically in size since such devices were first introduced several decades ago. Integrated circuits (ICs) have generally followed “Moore's Law,” meaning that the number of devices that fit onto a single integrated circuit chip doubles every two years. Contemporary IC fabrication facilities (“fabs”) routinely produce 65 nm (0.065 μm) feature size devices and smaller. Future fabs will soon be producing devices having even smaller feature sizes.
Perhaps more importantly, from a yield and cost basis standpoint, the types of equipment (e.g., process tools) used in the fabrication process is becoming a primary technology driver. The fabrication process must be effective, but it must also be fast. Contemporary throughput demands for current generations of 300 mm wafers in many applications are 360 wafers per hour. Currently, systems use only a single carrier linear wafer motion requiring a non-productive time period while the wafer carrier is returned to a starting point in a process tool. Thus, wafer handling is slow. Proposed solutions to increase throughput have focused on joining a plurality of process tools in parallel. While such solutions may increase wafer throughput, they do so at the expense of tool footprint, increased equipment costs, and reduced reliability. Accordingly, improvements are needed in the field of semiconductor processing with a special emphasis on equipment reliability, throughput, and efficiency.
Various ones of the appended drawings merely illustrate exemplary embodiments of the present invention and cannot be considered as limiting its scope.
The description that follows includes illustrative systems, methods, and techniques that embody various aspects of the inventive subject matter. In the following description, for purposes of explanation, numerous specific details are set forth to provide an understanding of various embodiments of the inventive subject matter. It will be evident, however, to those skilled in the art that embodiments of the inventive subject matter may be practiced without these specific details. Further, well-known operations, structures, and techniques have not been shown in detail.
As used herein, the term “or” may be construed in either an inclusive or an exclusive sense. Similarly, the term “exemplary” is construed merely to mean an example of something or an exemplar and not necessarily a preferred or ideal means of accomplishing a goal. Additionally, although various exemplary embodiments discussed below focus on substrate transport mechanisms, the embodiments are given merely for clarity in disclosure. Thus, any type substrate transport mechanism can employ various embodiments of the system described herein and are considered as being within a scope of the present inventive subject matter.
Moreover, as used herein, the term “substrate” is simply chosen as a convenient term referring to any of various substrate types used in the semiconductor and allied industries. Substrate types may therefore include silicon wafers, compound wafers, thin film head assemblies, photomask blanks and reticles, or numerous other types of substrates known in the art.
In an exemplary embodiment, a substrate carrier system is disclosed. The substrate carrier system includes a number of carrier arms with each arm having a midpoint between opposing ends. The arms are arranged to rotate about the midpoint in planes parallel to one another with at least one substrate carrier mounted on each of the opposing ends. A hub with a number of concentrically mounted drives is coupled near the midpoint of each carrier arms. At least a portion of the carrier arms can be driven independently of a remaining portion of the arms. A drive motor is coupled to each of the concentrically mounted drives to move the carrier arms in a rotary manner. A linear traverser mechanism is coupled near the carrier arms. The traverser mechanism has a plurality of linear substrate carriers with each of the carriers being able to transport substrates in a plane substantially parallel to the planes of the carrier arms. Each of the linear substrate carriers is in a different plane from one another to allow transport of multiple substrates simultaneously.
In another exemplary embodiment, a wafer transport system providing a high wafer throughput is disclosed. The system includes a wafer-processing chamber with a number of carrier arms operating inside the processing chamber. Each of the carrier arms has concentrically mounted midpoints between opposing ends. The carrier arms are arranged to rotate about the midpoint in planes parallel to one another. A wafer carrier is mounted on each of the opposing ends of the carrier arms. A hub, having a plurality of concentrically mounted drives, is coupled near the midpoints of the carrier arms. At least a portion of the carrier arms can be driven independently of a remaining portion of the carrier arms. A drive motor is coupled to each of the concentrically mounted drives to move a coupled one of the carrier arms in a rotary manner. A linear traverser mechanism is coupled in proximity to the carrier arms. The linear traverser mechanism has a number of linear wafer carriers to transport wafers in a plane substantially parallel to the planes of the carrier arms. Each of the wafer carriers is in a different plane from one another to allow transport of multiple wafers simultaneously. At least one cleaning chemical-supply head is positioned proximate to a path of the wafer carriers.
In another exemplary embodiment, a linear traverser mechanism to transport substrates is disclosed. The linear traverser mechanism includes a number of substrate carriers to transport substrates in a plane substantially parallel with and distinct from one another, thereby allowing transport of multiple substrates simultaneously. At least two upper tracks and at least two lower tracks each have linear drive mechanisms separately coupled to the substrate carriers.
With reference to
In operation, the EFEM 110, the process module 130, and the electronics enclosure 150 are unified as a single unit. The process module 130 includes a process chamber 131 in which various processes are performed on a batch of substrates. The processes may include various types of, for example, substrate cleaning and wet-etch (e.g., chemical etch) steps known independently in the semiconductor and related art fields. Additionally, the process module 130 is generally enclosed to reduce any particulate, organic, or other contamination of substrates within the process module 130 and the process chamber 131. Further, the enclosure (not shown) minimizes a risk of hazardous interactions between an equipment operator and moving mechanisms within the process module 130, thereby increasing safety of the operator. Operating power is supplied to the EFEM 110 and the process module 130 by the electronics enclosure 150.
The EFEM 110 is shown to include a number of substrate load stations 111, a first operator control interface 115A, and a second operator control interface 115B. From one of these control interfaces, an operator may input and run, for example, process recipes for a particular batch of substrates. The EFEM 110 is also shown to include a front opening unified pod (FOUP) 113 placed on one of the substrate load stations 111. The FOUP 113 is a particular type of plastic enclosure designed to hold semiconductor wafers (e.g., generally silicon wafers (Si) but may also include various other wafer types formed from elemental semiconductor materials such as germanium (Ge), or compound semiconductor materials such as gallium-arsenide (GaAs) or indium arsenide (InAs)). The FOUP 113 holds the wafers (not shown) securely and safely in a controlled environment. Although not shown explicitly in
Once the FOUP 113 is placed on one of the substrate load stations 111, the robot (not shown) within the EFEM 110 may directly access the wafers contained within the FOUP 113. The EFEM 110 thus allows an operator to load and unload substrates from the FOUP 113 into the process chamber 131 via, for example, a two-bladed or four-blade robot (not shown but known independently in the art). Although not limited to a particular robot type, one robot that can be employed is, for example, a model FC06N, manufactured by Kawasaki (USA), Inc. of Wixom, Mich., USA. In a specific exemplary embodiment, the robot may incorporate a collapsive end-effector having four 3.8 mm blades with an approximate 10 mm spacing between adjacent blades. The 10 mm spacing is matched to the wafer-to-wafer spacing in a typical FOUP. Details of various transport processes occurring within the process chamber 131 are described in more detail with reference to
Referring now to
In a specific exemplary embodiment, the outer track section 205 is physically arranged to accommodate a 30 inch (approx 760 mm) radius from midpoints of the rotary arms 201 to a center of the substrate carriers 135. As discussed, above, the outer track section 205 can be sized appropriately depending upon the number of rotary arms employed and the size of the substrates handled.
The substrate lifters 207 may be of any general type commonly known and used in the semiconductor industry. As shown, two instantiations of the substrate lifters 207 are spaced approximately 180° apart from one another. In other embodiments (not shown), there may a higher number of substrate lifters 207 used.
Additionally, one or both of the substrate lifters 207 may be rotated 180° to correct for the 180° rotation of a substrate through the clock-arm substrate carrier mechanism 200. The rotation occurs would thus occur between when moving a substrate between the clock arm carrier and the linear carrier as discussed, below. When only one of the substrate lifters 207 is rotating 180°, the 180° rotation occurs on the moving of a substrate from the clock carrier into the linear carrier and on the moving a substrate from the linear carrier to the clock carrier.
In general operation, once a particular one of the substrate carriers 135 is positioned over one of the substrate lifters 207, an external robot (not shown) may place a wafer to or from a substrate carrier (e.g., a wafer boat or the FOUP 113) onto one of the substrate lifters 207. The selected one of the substrate lifters 207 then lowers the substrate onto to the particular one of the substrate carriers 135 and the lifter continues to lower itself far enough to avoid any collisions with any of the rotary arms 201 or any other moving mechanisms contained within the clock-arm substrate carrier mechanism 200.
With continued reference to
In a specific exemplary embodiment, the upper chemical-release head 211 and a lower chemical-release head 213 are each designed in a “pie-section” shape, having a wider cross-sectional width at an outer periphery of the clock-arm substrate carrier mechanism 200 than at an inner periphery. The pie-section shape accommodates a higher angular velocity on the outermost portion of the substrate as compared with the inner portion. Thus, more chemicals may be delivered to an outer portion of the substrate through, for example, an increased number of spray nozzles directed at the substrate, thus insuring uniform chemical coverage over each face of the substrate.
As a result of various features described herein, the clock-arm substrate carrier mechanism 200 can provide for continuous flow manufacturing and lends itself to processing without significant temporal gaps between successive substrates. As noted above, wet chemical cleaning or etching can involve a number of various steps. Starting and stopping wet chemistry is hard to control, wasteful, and inefficient. The clock-arm substrate carrier mechanism 200 processes substrates in a continuous mode by having each of the substrate carriers 135 travel in a full 360° arc. Unlike various prior art systems that provide only linear systems requiring a 180° return in which no wafer cleaning or processing occurs, the clock-arm substrate carrier mechanism 200 may run parallel cleaning processes on opposing sides simultaneously. Consequently, chemical control can be shared, thereby reducing control system overhead and redundant circuitry. As such, chemical savings can be as much as 300% (i.e., a four-time reduction in chemical usage) from contemporary linear systems.
Within the process chamber 131 (see
With reference now to
Drive power is transferred from each of the drive motors 303 to a respective one of the concentrically mounted arm drive gears 301 by, for example, a belt. Although other drive systems may be employed, the belt drive system enhances overall system efficiency over alternative systems such as gear drives. Further, the balanced overall system design (e.g., the symmetrically designed arrangement of the rotary arms 201 in this exemplary embodiment) allows for very low power consumption for each of the four drive motors 303. In this exemplary embodiment, typical power consumption is only about 4.5 watts per motor. A skilled artisan will recognize that other types of rotary drive schemes may be employed as well.
In a specific exemplary embodiment, each of the drive motors 303 may be a standard NEMA 23 frame dimensions such as an SM2315D servo motor with an integral encoder (available from Animatics Corporation, 3200 Patrick Henry Drive, Santa Clara, Calif., USA). Each of the drive motors 303 in this embodiment can be based on a fully-integrated, closed loop servo technology and may incorporate internal, non-volatile memory allowing velocity profile programs to be downloaded from a host computer (e.g., such as the first operator control interface 115A or the second operator control interface 115B) and saved independently to each motor. Further, in this specific exemplary embodiment, all input, output, and internal status information is accessible through defined variables for program monitoring and control. Gear reduction may be accomplished with, for example, a 50:1 planetary reducer and a 4:1 drive belt reduction thus providing 400,000 counts per revolution with a 2000 encoder count per revolution stepper motor. This specific exemplary embodiment allows for a maximum speed of approximately 1 meter/second and a maximum acceleration of 0.1 g or 0.98 meters/second. Accordingly, the rotary arms 201 (see
With reference now to
Each of the pair of right-mounted substrate carriers 405 and the pair of left-mounted substrate carriers 407 is driven in a linear manner independently by a motor 409. The motor can be selected from a number of motor types, such as the standard NEMA 23 motor discussed, above, with reference to
As described herein in various exemplary embodiments, the substrate traverser mechanism 400 is shown to have only a particular number of tracks, substrate carriers, motors, and associated drive mechanisms. However, a skilled artisan will recognize that the concepts described herein may readily be extrapolated to any number or tracks and substrate carriers.
Referring now to
An exemplary operation of the combined clock-arm/traverser mechanism is now described with concurrent reference to
Substantially concurrent with the substrate removal process just described, an unprocessed substrate may be removed, by the robot, from the FOUP 113 and placed on, for example, one of the left-mounted substrate carriers 407. (Recall, with reference again to
Further, the described design of the clock-arm substrate carrier mechanism 200 and the substrate traverser mechanism 400 allows for each hand-off of a substrate to be a single axis movement. For example, a hand-off requires two components, a first mechanism to transfer the substrate and a second mechanism to receive the substrate. However, as described herein, one of the two mechanisms is not moving (i.e., it is stationary) thus increasing reliability of substrate transfer operations with substantially reduced communications issues between the two mechanisms (e.g., less stringent timing issues since one mechanism is not moving). Thus, the robot always has a relatively fixed location with which to move a substrate. The fixed location is coupled with a generous time interval (due to the rotary arms 201 of the clock-arm substrate carrier mechanism 200 being independent from one another). Consequently, a high throughput of over 500 substrates per hour can readily be achieved. Additionally, except for the robot, all movements discussed herein are single axis allowing the clock-arm substrate carrier mechanism 200 and the substrate traverser mechanism 400 to be produced relatively inexpensively.
With continued reference to
A skilled artisan will recognize that the exemplary system for substrate load and unload mechanisms for high throughput described herein can be implemented on various tools and at multiple points in a process line. The skilled artisan will further recognize that the system can readily be incorporated into a plurality of both process and metrology tools in various portions of a typical fabrication facility (e.g., in front-end-of-line, back-end-of-line, and test operations).
Moreover, although an overview of the inventive subject matter has been described with reference to specific exemplary embodiments, various modifications and changes may be made to these embodiments without departing from the broader spirit and scope of the present invention. Such embodiments of the inventive subject matter may be referred to herein, individually or collectively, by the term “invention” merely for convenience and without intending to voluntarily limit the scope of this application to any single invention or inventive concept if more than one is, in fact, disclosed. The embodiments illustrated herein are described in sufficient detail to enable those skilled in the art to practice the teachings disclosed. Other embodiments may be used and derived therefrom, such that structural and logical substitutions and changes may be made without departing from the scope of this disclosure. The Detailed Description, therefore, is not to be taken in a limiting sense, and the scope of various embodiments is defined only by the appended claims, along with the full range of equivalents to which such claims are entitled.
Moreover, plural instances may be provided for structural elements or operations described herein as a single instance. Other allocations of functionality are envisioned. The other allocations may fall within a scope of various embodiments of the present inventive subject matter. In general, structures and functionality presented as separate resources in the exemplary configurations may be implemented as a combined structure or resource. Similarly, structures and functionality presented as a single resource may be implemented as separate resources.
Additionally, many industries allied with the semiconductor industry could make use of the systems described herein. For example, a thin-film head (TFH) process in the data storage industry, an active matrix liquid crystal display (AMLCD) in the flat panel display industry, or the micro-electromechanical (MEM) industry could readily make use of the systems and techniques described. The term “semiconductor” should thus be recognized as including the aforementioned and related industries. These and other variations, modifications, additions, and improvements fall within a scope of the present invention as represented by the appended claims. The specification and drawings are, accordingly, to be regarded in an illustrative rather than a restrictive sense.
Number | Name | Date | Kind |
---|---|---|---|
4851018 | Lazzari et al. | Jul 1989 | A |
4890780 | Mimata et al. | Jan 1990 | A |
5096364 | Messer et al. | Mar 1992 | A |
5188136 | Kumagai | Feb 1993 | A |
5207548 | Suffel | May 1993 | A |
5229615 | Brune et al. | Jul 1993 | A |
5295777 | Hodos | Mar 1994 | A |
5425793 | Mori et al. | Jun 1995 | A |
5451130 | Kempf | Sep 1995 | A |
5525106 | Iizuka et al. | Jun 1996 | A |
5679405 | Thomas et al. | Oct 1997 | A |
5765444 | Bacchi et al. | Jun 1998 | A |
5843233 | van de Ven et al. | Dec 1998 | A |
5951770 | Perlov et al. | Sep 1999 | A |
5979475 | Satoh et al. | Nov 1999 | A |
6048162 | Moslehi | Apr 2000 | A |
6050891 | Nering | Apr 2000 | A |
6082950 | Altwood et al. | Jul 2000 | A |
6097469 | Yaegashi et al. | Aug 2000 | A |
6155768 | Bacchi et al. | Dec 2000 | A |
6158951 | Carr et al. | Dec 2000 | A |
6328872 | Talieh et al. | Dec 2001 | B1 |
6368183 | Trojan et al. | Apr 2002 | B1 |
6409453 | Brodine et al. | Jun 2002 | B1 |
6429139 | Ryan et al. | Aug 2002 | B1 |
6485250 | Hofmeister | Nov 2002 | B2 |
6561798 | Kuznetsov et al. | May 2003 | B2 |
6882416 | Hunter et al. | Apr 2005 | B1 |
7014672 | Ishihara et al. | Mar 2006 | B2 |
7255633 | Muldowney | Aug 2007 | B2 |
7276097 | Edo | Oct 2007 | B2 |
7527664 | Jackson | May 2009 | B2 |
8007218 | Park et al. | Aug 2011 | B2 |
8282698 | Lenz | Oct 2012 | B2 |
20020061248 | Tepman | May 2002 | A1 |
20020075478 | Nulman et al. | Jun 2002 | A1 |
20020127091 | Lowrance et al. | Sep 2002 | A1 |
20030202865 | Ponnekanti et al. | Oct 2003 | A1 |
20040013497 | Shirai | Jan 2004 | A1 |
20040076505 | Kinnard et al. | Apr 2004 | A1 |
20040144316 | Lee et al. | Jul 2004 | A1 |
20070034479 | Todaka | Feb 2007 | A1 |
20070224820 | Lim et al. | Sep 2007 | A1 |
20070295274 | Webb et al. | Dec 2007 | A1 |
20080031710 | Moriya et al. | Feb 2008 | A1 |
20080175694 | Park et al. | Jul 2008 | A1 |
20090022571 | Krupyshev et al. | Jan 2009 | A1 |
20090081005 | Miyasaka | Mar 2009 | A1 |
20090245984 | Lenz | Oct 2009 | A1 |
20110232771 | Lenz | Sep 2011 | A1 |
20110236159 | Lenz | Sep 2011 | A1 |
Number | Date | Country |
---|---|---|
102770954 | Nov 2012 | CN |
237742 | Feb 1990 | JP |
3212951 | Sep 1991 | JP |
200313223 | Jan 2003 | JP |
2003068819 | Mar 2003 | JP |
2003229466 | Aug 2003 | JP |
2004193418 | Jul 2004 | JP |
2004200329 | Jul 2004 | JP |
200628577 | Feb 2006 | JP |
1020020062562 | Jul 2002 | KR |
1020070107361 | Nov 2007 | KR |
100803559 | Feb 2008 | KR |
WO-0033359 | Jun 2000 | WO |
WO-2007126289 | Nov 2007 | WO |
WO-2007129838 | Nov 2007 | WO |
WO-2008140728 | Nov 2008 | WO |
WO-2009120360 | Oct 2009 | WO |
WO-2009120360 | Jan 2010 | WO |
WO-2011102952 | Aug 2011 | WO |
WO-2011119729 | Sep 2011 | WO |
WO-2011119729 | Sep 2011 | WO |
WO-2011119733 | Sep 2011 | WO |
WO-2011119733 | Sep 2011 | WO |
Entry |
---|
“U.S. Appl. No. 12/730,880 , Response filed May 17, 2012 to Non Final Office Action mailed Feb. 24, 2012”, 17 pgs. |
“U.S. Appl. No. 12/730,880, Non Final Office Action mailed Feb. 24, 2012”, 7 pgs. |
“U.S. Appl. No. 12/730,880, Notice of Allowance mailed Jun. 7, 2012”, 8 pgs. |
“International Application Serial No. PCT/US2011/029623, International Search Report mailed Nov. 28, 2011”, 3 pgs. |
“International Application Serial No. PCT/US2011/029623, Written Opinion mailed Nov. 28, 2011”, 3 pgs. |
“International Application Serial No. PCT/US2011/029628, International Search Report mailed Nov. 30, 2011”, 3 pgs. |
“International Application Serial No. PCT/US2011/029628, Written Opinion mailed Nov. 30, 2011”, 3 pgs. |
“U.S. Appl. No. 12/145,707, Final Office Action mailed Aug. 26, 2011”, 13 pgs. |
“U.S. Appl. No. 12/145,707, Non Final Office Action mailed Mar. 16, 2011”, 11 pgs. |
“U.S. Appl. No. 12/145,707, Response filed Feb. 1, 2011 to Restriction Requirement mailed Jan. 25, 2011”, 9 pgs. |
“U.S. Appl. No. 12/145,707, Response filed Jun. 16, 2011 to Non Final Office Action mailed Mar. 16, 2011”, 13 pgs. |
“U.S. Appl. No. 12/145,707, Restriction Requirement mailed Jan. 25, 2011”, 7 pgs. |
“International Application Serial No. PCT/US2009/01900, International Preliminary Report on Patentability mailed Oct. 7, 2010”, 8 pgs. |
“International Application Serial No. PCT/US2011/022870, International Search Report mailed Oct. 31, 2011”, 3 pgs. |
“International Application Serial No. PCT/US2011/022870, Written Opinion mailed Oct. 31, 2011”, 3 pgs. |
“International Application Serial No. PCT/US2009/001900, International Search Report and Written Opinion mailed Nov. 24, 2009”, 14 pgs. |
“U.S. Appl. No. 12/730,868, Final Office Action mailed Dec. 31, 2012”, 11 pgs. |
“U.S. Appl. No. 12/730,868, Non Final Office Action mailed Oct. 1, 2012”, 12 pgs. |
“U.S. Appl. No. 12/730,868, Response filed Dec. 7, 2012 to Non Final Office Action mailed Oct. 1, 2012”, 15 pgs. |
“European Application Serial No. 09724813.2, Extended Search Report mailed Nov. 7, 2012”, 8 pgs. |
“International Application Serial No. PCT/US2011/022870, International Preliminary Report on Patentability mailed Aug. 30, 2012”, 5 pgs. |
“International Application Serial No. PCT/US2011/029623, International Preliminary Report on Patentability mailed Oct. 4, 2012”, 5 pgs. |
“International Application Serial No. PCT/US2011/029628, International Preliminary Report on Patentability mailed Oct. 4, 2012”, 5 pgs. |
“U.S. Appl. No. 12/730,868 , Response filed May 29, 2013 to Final Office Action mailed Dec. 31, 2012”, 18 pgs. |
Number | Date | Country | |
---|---|---|---|
20110200415 A1 | Aug 2011 | US |