This invention relates to a surface mounting chip network component.
Unexamined Japanese patent application H04-165603 discloses a surface mounting chip network component having network circuits with nine (odd) terminals formed on the surface of insulating substrate, wherein respective four and five terminals are arranged on the opposite sides on the substrate (see
To mount surface mounting components to printed circuit board, pieces of solder paste are placed on the board to bridge each terminal of the components with the corresponding land on the board, followed by raising temperature to melt the pieces of solder paste and gradually cooling down to room temperature. The sequence of soldering is referred to as Reflow Soldering Process that bonds and connects each terminal with each land mechanically and electrically.
In the Reflow Soldering Process mentioned above, molten solder has good wetting condition on the surface of both said terminals and lands as well as low viscosity. Surface tension on the molten solder serves to attract each terminal to each land. In Reflow Soldering of surface mounting chip network component having network circuits with odd number of terminals formed on the surface of insulating substrate, surface tension at the side with more terminals may beat the tension at the opposite side with less terminals to break attracting force of solder at the opposite side so as to stand up the component. It is referred to as “Tomb Stone Phenomenon”.
The purpose of the invention is to suppress Tomb Stone Phenomenon on surface mounting chip network component having network circuits with three or more odd number of terminals on insulating substrate.
To solve the above problem, the first embodiment of surface mounting chip network component according to the present invention, having network circuits with three or more odd number of terminals 1 formed on the surface of insulating substrate 2, comprises an even number of network circuits to be formed on the surface of the insulating substrate 2, and an equal number of said terminals 1 to be arranged each of the facing sides on said insulating substrate 2.
For example in a surface mounting chip network component shown in
In another example of surface mounting chip network component shown in
Signs (A, B, C and D) shown on each corner of both sides of insulating substrate 2 are common to
The surface mounting chip network components described above ensure balanced tension between terminals and lands on both sides of the substrate so as to suppress Tomb Stone Phenomenon.
The second embodiment of surface mounting chip network component according to the present invention, having network circuits with three or more odd number of terminals 1 formed on the surface of insulating substrate 2, comprises an even number of network circuits to be formed on the surface of insulating substrate 2, and said terminals to be arranged on each of the sides point-symmetrically with respect to the center of the surface of the substrate.
In each of the surface mounting chip network components shown in
On the component of the second embodiment, surface tension between terminals and lands uniformly disperses over the general substrate 2 so as to suppress Tomb Stone Phenomenon.
Network circuits to be used for the components of the first and second embodiments include resistor network with nine terminals containing a common terminal as shown in
The third embodiment of surface mounting chip network component according to the present invention, having network circuits with three or more odd number of terminals 1 formed on the surface of insulating substrate 2, comprises the same construction as either of the first or the second embodiment described above, wherein all terminals of the network circuits are arranged to locate on either of a pair of facing sides on the insulating substrate 2, and major terminals of a network circuit are located on the opposite side to the side where neighboring circuit has major terminals.
An example of the third embodiment is shown in
In the third embodiment, it is preferable to include one, two, four, eight or sixteen pairs of equivalent network circuit having terminals 1 arranged point-symmetrically with respect to the center on the surface of insulating substrate 2 (see
The reason why the number of pairs of the circuit is limited to sixteen is that too long chip component including more circuits will reduce mechanical strength of component. Thus a pair of circuit as shown in
The two, four, eight or sixteen pairs of equivalent network circuit described above essentially consist of pairs of equivalent circuit but a pair can be equivalent to or different from others.
In the first, second and third embodiments described above, it is preferable that the insulating substrate 2 has one or more network circuits with circuit elements on both faces. It improves utility of the insulating substrate 2. The comparison of
The effective use of insulating substrate described above is the essential effect of the invention. Simply comparing
Lager circuit elements as described above improve stability in characteristics. For example smaller dimensions of resistor, especially three smaller dimensions, worsen resistance value or temperature coefficient of resistance (TCR). Resistor with larger dimensions stands for higher current and voltage. Further more, larger components are generally easy to manufacture such that larger tolerance in displacement between conductor 4 and resistor 3 is allowed in a resistor element.
A network component with an odd number of terminals not less than three essentially has complicated circuit layout. The component of the invention shown in
Each of
1: Terminal
2: Insulating substrate
3: Resistor
4: Conductor
A surface mounting chip network component of
Then resistor paste containing ruthenium oxide is screen-printed as shown in
Overcoat paste of epoxy resin (not indicated in figure) is then screen-printed so as at least to cover resistor elements 3 and glass layers on both faces of the insulating substrate 2, followed by hardening.
After dividing the sheet into substrate strips, each strip is plated with nickel and then solder on the terminals 1 to obtain a surface mounting chip network component of the invention. The terminals 1 on the reverse side of the insulating substrate 2 are contacted to the surface of printed circuit board on mounting.
The manufacture of another surface mounting chip network component of the invention shown in
Each of surface mounting chip network components shown in
The component shown in
Thin film technologies such as spattering, vapor deposition and CVD are also available to form conductor films (terminal 1, conductor 4), resistor films 3 and glass coat films, instead of screen printing which is one of thick film technologies with high production efficiency. Different components of chip type and/or discrete type can be arranged partially or generally on the surface of said insulating substrate 2.
A conductive adhesive containing silver is a substitute for silver-based metal glaze used in the embodiments of the invention as conductive paste.
The material of said resistor element, ruthenium oxide being used in the above embodiments, is selected according to the type of resistor such as metal film resistor or carbon film resistor. Material of glass coat is not limited to lead borosilicate that is used in the above embodiments of the invention. Resin is substitutable for glass coat. A resin other than epoxy or a glass material can be selected for overcoat according to the purpose of component.
While laser is used for trimming in the above embodiments of the invention, sand blasting can be another choice.
It is able to change the production process described above for a surface mounting chip component of the invention. For example, resistor element 3 can be formed prior to forming conductor element 4. In the embodiments described above, the step to form edge electrodes on sides of said insulating substrate 2 isn't included in the process of forming terminals 1, since through-hole printing is applied. However the step to form edge electrodes is added to said plating process as required, after dividing said sheet into substrate pieces to expose edges.
While the construction of individual network circuit having five terminals 1, three on a side of insulating substrate 2 and two on the opposite side, another construction such that four terminals 1 are prepared on a side and a single terminal 1 is prepared on the opposite side is also available to obtain the effect of the invention if they are satisfied with the conditions described in the above embodiments. The arrangement of an odd number of terminals 1 on the insulating substrate 2 isn't thus limited to the examples shown above. Further it is able to select three, seven or nine terminals 1 for individual network circuit, instead of five terminals.
For the shape of insulating substrate 2 for the invention, any of square, triangle, hexagon, octagon and circle is available instead of rectangle.
While voltage divider circuit is described as the network circuit having three or more terminals in the above embodiments, attenuator circuit or another network circuit such as CR network circuit including resistors and capacitors together is substitutable.
A surface mounting chip network component according to the present invention, having network circuits with three or more odd number of terminals 1 formed on the surface of insulating substrate 2, suppresses Tomb Stone Phenomenon.
Filing Document | Filing Date | Country | Kind | 371c Date |
---|---|---|---|---|
PCT/JP02/02819 | 3/25/2002 | WO | 00 | 6/3/2005 |
Publishing Document | Publishing Date | Country | Kind |
---|---|---|---|
WO03/081611 | 10/2/2003 | WO | A |
Number | Name | Date | Kind |
---|---|---|---|
3745508 | Bruder et al. | Jul 1973 | A |
5142268 | Clark et al. | Aug 1992 | A |
5285184 | Hatta et al. | Feb 1994 | A |
5734313 | Doi et al. | Mar 1998 | A |
6005474 | Takeuchi et al. | Dec 1999 | A |
6326677 | Bloom et al. | Dec 2001 | B1 |
6577225 | Poole | Jun 2003 | B1 |
Number | Date | Country |
---|---|---|
60-172302 | Nov 1985 | JP |
61-203506 | Dec 1986 | JP |
1-276602 | Nov 1989 | JP |
2-288205 | Nov 1990 | JP |
04-165603 | Jun 1992 | JP |
7-320915 | Dec 1995 | JP |
11-186008 | Jul 1999 | JP |
2002-100502 | Apr 2002 | JP |
Number | Date | Country | |
---|---|---|---|
20050253681 A1 | Nov 2005 | US |