System and method for heat dissipation

Information

  • Patent Grant
  • 9158349
  • Patent Number
    9,158,349
  • Date Filed
    Thursday, December 19, 2013
    10 years ago
  • Date Issued
    Tuesday, October 13, 2015
    8 years ago
Abstract
The various implementations described herein include systems, methods and/or devices used to manage heat flow for dissipating heat generated by electronic components in an electronic system (e.g., a memory system that includes closely spaced memory modules). In one embodiment, heat sinks are disposed on front sides of a first module and a second module in the electronic system, and at least one heat sink in the second module is disposed between at least two heat sinks in the first module. In some embodiments, the number of heat sinks and/or a subset of geometric parameters for the locations, sizes and shapes of the heat sinks are configured for the purpose of disturbing and mixing air flow that passes an air gap between the front sides of the first and second modules.
Description
TECHNICAL FIELD

The disclosed embodiments relate generally to heat dissipation, and in particular, to dissipating heat generated by electronic components in electronic systems.


BACKGROUND

Many of today's electronic systems, such as desktop computers and servers, include semiconductor memory devices or modules. Such semiconductor memory devices or modules include solid state drives (SSDs), dual in-line memory modules (DIMMs), and Small Outline-DIMMs (SO-DIMM), all of which utilize memory cells to store data as an electrical charge or voltage.


Improvements in storage density, including increased density of memory cells on each individual module, have been brought about by manufacturing improvements and the ability to accommodate more memory integrated circuits per module using board-level packaging techniques. As this storage density has increased, so has the heat generated from the tightly packed integrated circuits. This increased heat can ultimately lead device failures. To dissipate this heat, memory modules often make use of heat sinks coupled to the semiconductor memory devices or modules.


Heat generation is especially problematic in blade server systems, where high-density SSDs and DIMMs are frequently accessed for memory read and write operations. Although heat sinks may be mounted on the SSDs and DIMMs and air flow from fans is routed through the heat sinks to help dissipate the heat, the increasingly compact form factor of the DIMMs and SSDs oftentimes compromises the heat dissipation effects of the heat sinks and the air flow around them. In light of this problem, memory slots are often intentionally left empty in order to reduce the heat density within the system. Alternatively, server fans are operated at higher rotational speeds or for longer periods in order to increase the air flow and heat dissipation. However, empty memory slots and higher speed fans undesirably compromise the storage density, noise generation, fan replacement costs, and operating expense of these systems. Therefore, it is desirable to provide a method and system that efficiently manages the air flow past the heat sinks while maintaining or improving the cost, yield, and performance characteristics and storage density of electronics systems.


SUMMARY

Various implementations of systems, methods and devices within the scope of the appended claims each have several aspects, no single one of which is solely responsible for the attributes described herein. Without limiting the scope of the appended claims, after considering this disclosure, and particularly after considering the section entitled “Detailed Description” one will understand how the aspects of various implementations are used to manage heat flow for dissipating heat generated by electronic components integrated in electronic modules of an electronic system (e.g., a memory system that includes closely spaced memory modules). In some embodiments, at least two heat sinks are disposed on a substrate of a first module, and at least one heat sink is disposed on a substrate of a second module. The at least one heat sink in the second module is positioned in a gap between the at least two heat sinks in the first module. In some implementations, the number of heat sinks, the configuration of the heat sinks, and/or a subset of geometric parameters for the locations, sizes and shapes of the heat sinks are engineered for the purpose of disturbing and mixing the air and air flow between the first and second modules. This mixing of the air and air flow between these two adjacent modules allows more heat to be dissipated away from the modules.





BRIEF DESCRIPTION OF THE DRAWINGS

So that the present disclosure can be understood in greater detail, a more particular description may be had by reference to the features of various implementations, some of which are illustrated in the appended drawings. The appended drawings, however, merely illustrate the more pertinent features of the present disclosure and are therefore not to be considered limiting, for the description may admit to other effective features.



FIG. 1 illustrates a block diagram of an exemplary system module in a typical computational device in accordance with some embodiments.



FIGS. 2A and 2B illustrate a side perspective view and a cross-sectional view of an exemplary electronic system that is integrated with heat sinks for heat dissipation in accordance with some embodiments.



FIG. 2C illustrates another cross-sectional view of an exemplary electronic system that includes heat sinks in accordance with some embodiments.



FIG. 2D illustrates a side view of another exemplary electronic system that includes heat sinks with extended geometric sizes in accordance with some embodiments.



FIG. 3 illustrates an exemplary electronic system including electronic modules that include a respective array of heat sinks in accordance with some embodiments.



FIGS. 4A and 4B illustrate an exemplary electronic module in which at least one electronic component is monolithically integrated on a front side and a backside of a substrate in accordance with some embodiments.



FIGS. 4C and 4D illustrate an exemplary electronic module in which at least one electronic component is integrated on a front side and a backside of a substrate in a hybrid manner in accordance with some embodiments.



FIG. 4E illustrates an exemplary electronic module that includes a heat spreader in accordance with some embodiments in the invention.



FIGS. 5A-5C illustrate exemplary heat sinks that have different geometrical shapes in accordance with some embodiments.



FIG. 6 illustrates an exemplary flow chart of a method for assembling an electronic system and managing heat flow for the purpose of dissipating heat generated from the electronic system in accordance with some embodiments.





In accordance with common practice the various features illustrated in the drawings may not be drawn to scale. Accordingly, the dimensions of the various features may be arbitrarily expanded or reduced for clarity. In addition, some of the drawings may not depict all of the components of a given system, method or device. Finally, like reference numerals may be used to denote like features throughout the specification and figures.


DETAILED DESCRIPTION

The various implementations described herein include systems, methods and/or devices used or integrated into electronic systems. In particular, the heat sinks, geometric configurations, locations, sizes and/or shapes of the modules and heat sinks described herein facilitate heat flow past the heat sinks to efficiently dissipate heat generated by the electronic components.


One example of such an electronic system is a memory system that is commonly integrated in many computers and consumer electronic devices. The memory system oftentimes includes closely placed memory modules that require efficient heat dissipation. For ease of explanation, some embodiments are described herein in the context of the memory system. However, one of skill in the art will recognize that the implementations described herein are not limited to memory systems, and, instead, are generally applicable to any electronic system that includes two or more electronic modules integrated in a limited space and which requires efficient dissipation of generated heat.


More specifically, according to some embodiments, there is provided an electronic system. The electronic system includes first and second modules. The first module includes at least one first-module electronic component, and at least two first-module heat sinks thermally coupled to the at least one first-module electronic component, wherein there is a gap between the at least two first-module heat sinks. The second module includes at least one second-module electronic component, and at least one second-module heat sink thermally coupled to the at least one second-module electronic component. The first and second modules are distant from each other by a predetermined distance such that the second-module heat sink is disposed in the gap between the at least two first-module heat sinks.


In some embodiments, the first module is a first memory module including a first-module substrate, and the at least one first-module electronic component is a memory integrated circuit coupled on the first-module substrate. The second module is a second memory module including a second-module substrate, and the at least one second-module electronic component is a memory integrated circuit coupled on the second-module substrate


In some embodiments, the at least two first-module heat sinks and the at least one second-module heat sink are configured for mixing air and air flow between the first module and the second module.


In some embodiments, the first module comprises a plurality of first-module heat sinks including the at least two first-module heat sinks, and the second module comprises a plurality of second-module heat sinks including the at least one second-module heat sink. The plurality of second-module heat sinks alternate with the plurality of first-module heat sinks, such that each of the plurality of second-module heat sinks is disposed in a respective gap between two of the plurality of first-module heat sinks.


In some embodiments, the at least two first-module heat sinks have a first thickness, and the at least one second-module heat sink has a second thickness. A sum of the first and second thicknesses is smaller than the predetermined distance.


In some embodiments, the at least two first-module heat sinks and the at least one second-module heat sink have a combined length along a planar axis that is substantially parallel to the first module and the second module, wherein the combined length is less than a length of the first module or the second module along the planar axis. Additionally, in some implementations, the combined length is selected from a group of one third, one quarter and one tenth of the length of the first module or the second module.


In some embodiments, along an alternative planar axis that is substantially parallel to the first module and the second module, at least one heat sink among the at least two first-module heat sinks and the at least one second-module heat sink extends to cover more than half of the module width of the respective module along the alternative planar axis. Additionally, in some implementations, along the alternative planar axis, a subset of the at least two first-module heat sinks extend beyond the edges of a substrate of the first module, and are physically coupled to one another at their extended ends.


In some embodiments, a heat spreader that has a substantially high thermal conductivity is disposed beneath each of the at least two first-module heat sinks to evenly spread heat dissipated from the at least one first-module electronic component.


In some embodiments, the at least two first-module heat sinks or the at least one second-module heat sink comprises a two-dimensional array of heat sinks covering at least a part of the substrate of the respective module. Additionally, in some implementations, the second-module heat sink is disposed in the gap between the at least two first-module heat sinks along a planar axis that is substantially parallel to the first module or the second module, and a subset of the at least one second-module heat sink alternates with a subset of the at least two first-module heat sinks along an alternative planar axis that is substantially parallel to the first or second substrate and perpendicular to the planar axis.


In some embodiments, the at least one first-module electronic component is coupled between the at least two first-module heat sinks and the substrate of the first module.


In some embodiments, the at least one first-module electronic component is monolithically integrated on a front side or a back side of the first module.


In some embodiments, the at least one first-module electronic component is mounted on a back side of the first module, and heat generated by the at least one first-module electronic component is conducted via the substrate of the first module to the at least two first-module heat sinks that are coupled on a front side of the first module.


In some embodiments, at least one heat sink of the at least two first-module heat sinks and the at least one second-module heat sink has rounded corners and edges to control air flow between the first and second modules.


In some embodiments, at least one heat sink of the at least two first-module heat sinks and the at least one second-module heat sink has a finned surface facing towards a separation gap between the first and second modules.


In some embodiments, the at least two first-module heat sinks are physically coupled together by a bridging heat sink structure that has a smaller thickness than the respective thickness of the at least two first-module heat sinks.


In some embodiments, a layer of thermally conductive material is applied to couple the at least two first-module heat sinks and the at least one second-module heat sink to their respective electronic component or to their respective module.


According to another embodiment, there is provided a memory system that includes first and second memory modules. The first memory module includes at least one first-module memory component, and at least two first-module heat sinks thermally coupled to the at least one first-module memory component, wherein there is a gap between the at least two first-module heat sinks. The second memory module includes at least one second-module memory component, and at least one second-module heat sink thermally coupled to the at least one second-module memory component. The first and second modules are distant from each other by a predetermined distance such that the second-module heat sink is disposed in the gap between the at least two first-module heat sinks.


Finally, according to another embodiment, there is provided a method of dissipating heat in an electronic system. At least two first-module heat sinks are mounted on a substrate of a first module to dissipate heat generated by at least one first-module electronic component integrated on the first module, wherein there is a gap between the at least two first-module heat sinks. At least one second-module heat sink is mounted on a substrate of a second module to dissipate heat generated by at least one second-module electronic component integrated on the second module. The first module and the second module are then integrated into the electronic system, such that at least a part of the first and second modules face one another and are separated by a predetermined distance, wherein the second-module heat sink is disposed in the gap between the at least two first-module heat sinks.


Numerous details are described herein in order to provide a thorough understanding of the example implementations illustrated in the accompanying drawings. However, some embodiments may be practiced without many of the specific details, and the scope of the claims is only limited by those features and aspects specifically recited in the claims. Furthermore, well-known methods, components, and circuits have not been described in exhaustive detail so as not to unnecessarily obscure more pertinent aspects of the implementations described herein.



FIG. 1 illustrates a block diagram 100 of an exemplary system module in a typical computational device in accordance with some embodiments. The system module 100 in the computational device includes at least a central processing unit (CPU) 102, memory modules 104 for storing programs, instructions and data, one or more communications interfaces such as an input/output (I/O) controller 106 and network interfaces 108, and one or more communication buses 150 for interconnecting these components. In some embodiments, the I/O controller 106 allows the CPU 102 to communicate with an I/O device (e.g., a keyboard, a mouse or a track-pad) via a universal serial bus interface. In some embodiments, the network interfaces 108 comprises one or more interfaces for Wi-Fi, Ethernet and Bluetooth networks, each allowing the computational device to exchange data with an external source, e.g., a server or another computational device. In some embodiments, the communication buses 150 include circuitry (sometimes called a chipset) that interconnects and controls communications among various system components included in the system module.


In some embodiments, the memory modules 104 include high-speed random access memory, such as DRAM, SRAM, DDR RAM or other random access solid state memory devices; and optionally include non-volatile memory, such as one or more magnetic disk storage devices, optical disk storage devices, flash memory devices, or other non-volatile solid state storage devices. In some embodiments, the memory modules 104, or alternatively the non-volatile memory device(s) within memory modules 104, include a non-transitory computer readable storage medium. One of skill in the art knows that more new non-transitory computer readable storage media will be viable, as new data storage technologies are developed for storing information. These new non-transitory computer readable storage media include, but are not limited to, those manufactured from biological materials, nanowires, carbon nanotubes and individual molecules, even though the respective data storage technologies are still under development and yet to be commercialized.


In some implementations, memory slots are reserved on the system module 100 for receiving the memory modules 104. Once inserted into the memory slots, memory modules 104 are integrated into the system module 100.


In many implementations, the system module 100 further includes one or more components selected from:

    • A memory controller 110 that controls communication between CPU 102 and memory components, including memory modules 104, in the computational device.
    • Solid state drives (SSDs) 112 that apply integrated circuit assemblies to store data in the computational device, and in many embodiments, are based on NAND or NOR memory configurations. It is noted that like the non-transitory computer readable storage media in the memory modules 104, more storage configurations will be viable for the SSDs 112, as new data storage technologies are developed for storing information. For example, for the next generation SSDs, the memory cells may be potentially made from biological materials, nanowires, carbon nanotubes, and individual molecules as well.
    • A hard drive 114 that is a conventional data storage device used for storing and retrieving digital information based on electromechanical magnetic disks.
    • A power supply connector 116 that is electrically coupled to receive an external power supply.
    • Power management integrated circuit (PMIC) 118 that modulates the received external power supply to other desired DC voltage levels, e.g., 5V, 3.3V or 1.8V, as required by various components or circuits within the computational device.
    • A graphics card 120 that generates a feed of output images to one or more display devices according to their desirable image/video formats.
    • A sound card 122 that facilitates the input and output of audio signals to and from the computational device under control of computer programs.


In many situations, some of the aforementioned components generate a significant amount of heat during normal operation, and therefore, are integrated with separate heat sinks in order to reduce the temperatures of the corresponding components to which they are thermally coupled. As a specific example, heat sinks are used in blade servers to cool down the dual in-line memory modules (DIMM) of the solid state drives 112 or the memory modules 104. However, as the data workload in these blade servers increases and the form factor of the DIMM becomes more compact (e.g., closely placed memory slots in the memory modules 104), it becomes more difficult for conventional heat sinks to dissipate the generated heat. Therefore, in various embodiments of the invention, the number of heat sinks and the geometric features (e.g., configurations, locations, sizes, shapes, etc.) of the heat sinks in an electronic system (such as the solid state drives 112 and the memory modules 104) are further adjusted to better control the air flow past the heat sinks, such that the heat dissipation efficiency is improved for the corresponding electronic components in the electronic system.



FIGS. 2A and 2B illustrate a side perspective view and a cross-sectional view, respectively, of an exemplary electronic system 200 that is integrated with heat sinks for heat dissipation in accordance with some embodiments. The cross-sectional view shown in FIG. 2B is taken along line A-A′ of the side view of FIG. 2A. The electronic system 200 includes a first module 210 and a second module 220. The first module 210 includes a substrate 212 that further includes a substantially planar front side 212A and a substantially planar back side 212B, and similarly, the second module 220 includes a substrate 222 that further includes a substantially planar front side 222A and a substantially planar back side 222B. Each of the first module 210 or the second module 220 includes or integrates at least one electronic component on the respective substrate. Each electronic component is included or integrated either on the front side or the back side of the respective substrate of the corresponding module. For brevity, all of the respective electronic component(s) on the substrate 212 or 222 are not illustrated in FIGS. 2A and 2B, and more details concerning placement of the electronic component(s) are explained below with reference to FIGS. 4A-4E.


The first module 210 and the second module 220 are disposed adjacent one another and are separated by a predetermined distance dtot. As a result of such a placement, the front sides 212A and 222A face one another. In some implementations, the substrates of the first module 210 and the second module 220 are disposed substantially parallel to one another. In some implementations, the substrates of the first module 210 and the second module 220 have different sizes, and at least a part of the front side 212A of the first module 210 faces another part of the front side 222A of the second module 220.


The first module 210 further includes at least two heat sinks 214, e.g., heat sinks 214A and 214B, that are disposed on the front side 212A of the first module 210 and separated by a gap. The at least two heat sinks 214 are thermally coupled to electronic component(s) on substrate 212 to absorb and dissipate heat generated by the electronic component(s). Similarly, the second module 220 further includes at least one heat sink 224, e.g., a heat sink 224A, that is disposed on the front side 222A of the second module 220. The at least one heat sink 224 are thermally coupled to electronic component(s) on the substrate 222 to absorb and dissipate heat generated by the electronic components(s). As seen from the cross section along line A-A′, the heat sink 224A is disposed in the gap between the heat sinks 214A and 214B. Specifically, the heat sink 224 is regarded as being disposed in the gap between the heat sinks 214A and 214B, when their projected positions are so arranged on a planar axis (x-axis) that is substantially parallel to the first module 210 or the second module 220.


In addition, in the description of the embodiments of the invention, the front side of a respective substrate is defined as the side on which the heat sinks are disposed.


In some implementations, the first module 210 comprises a plurality of first heat sinks 214A-214E including the at least two first-module heat sinks 214A and 214B, and the second module 220 comprises a plurality of second heat sinks 224A-224D including the at least one second-module heat sink 224A. The plurality of second heat sinks 224A-224D alternate with the plurality of first heat sinks 214A-214E along the planar axis, such that each heat sink of the heat sinks 224A-224D on the second module 220 is disposed in a respective gap between two heat sinks of the heat sinks 214A-214E on the first module 210. From another perspective, some of the heat sinks 214A-214E on the first module 210 are also disposed in corresponding gaps among the heat sinks 224A-224D.


The heat sinks 214A-E and 224A-D are passive components that have certain heat capacity. Heat sinks 214 and 224 are mounted on the substrates 212 and 222 to absorb heat generated by electronic components integrated or coupled to the substrates 212 and 222, respectively, when the substrates do not have sufficient heat dissipation capability. Upon absorption of the heat, the heat sinks 214A-E and 224A-D then dissipate the heat to a cooling medium that surrounds said heat sinks. Specifically in many embodiments, the cooling medium is air flow that passes over the surfaces of said heat sinks. As shown in FIG. 2B, an air channel is formed between the substrates 212 and 222, and air flow 230 passes through the air channel to carry away the heat dissipated from the heat sinks 214A-E and 224A-D. Therefore, the heat sinks 214 and 224 having sufficiently large heat capacity and surface areas are used to dissipate heat generated by the electronic components on the respective substrates. This protects the electronic components from elevated temperatures and ensures a normal operating temperature range.


In many implementations, each of the heat sinks 214A-E and 224A-D is attached on the respective substrate and/or the electronic components integrated on the respective substrate by using a layer of adhesive material. Typically, the adhesive material has a high thermal conductivity. When it is applied on the back sides of the respective heat sinks, the adhesive material substantially fills the air gaps between the heat sinks and the underlying substrates or electronic components, thereby allowing the generated heat to be transferred to the heat sinks. In many embodiments, the thickness of the adhesive material is much thinner than those of the heat sinks. For brevity, the layer of thermally conductive adhesive material is not illustrated in the figures of the present invention.


In accordance with various embodiments of the invention, the number of heat sinks and the geometric features (e.g., configurations, locations, sizes, shapes, etc.) are designed to disturb or mix the air flow 230 to efficiently transfer heat from the heat sinks to the air surrounding them. Specifically, in some implementations, once the respective number of the heat sinks 214 or 224 is determined on each substrate 212 or 222, the heat sinks 214 or 224 are disposed on the respective front side according to a certain configuration, e.g., a two-directional array or a one-dimensional row. In accordance with the configuration, each heat sink is mounted on specific locations on the respective substrate. In some embodiments, the width, length, thickness, and shape of each heat sink is selected in order to ensure maximum mixing of the air flow 230 around the heat sinks. Further examples and details are explained below with reference to FIGS. 2A-2D, 3, 4A-4E and 5A-5C.


As a specific example, in FIG. 2A, a row of heat sinks 214 are disposed on the front side 212A of the substrate 212 in the first module 210, and another row of heat sinks 224 are disposed on the front side 222A of the substrate 222 in the first module 220. However, in some embodiments, the row of heat sinks 214 and the row of heat sinks 224 are not aligned, and rather are shifted by a certain offset.


Each heat sink 214 or 224 has a respective length along the planar axis (i.e., x-axis). The respective heat sink length is substantially equal to a predetermined fraction of a respective module length measured for the first module 210 or the second module 220 along the planar axis. In some implementations, the predetermined fraction is selected from one third, one quarter, one tenth and one twentieth. Accordingly, gaps between every two heat sinks on the same substrate or on the opposite substrates are adjusted based on the number of heat sinks and the predetermined fraction.


In some embodiments, the heat sinks 214 and 224 have a combined length along the planar axis, and the combined length is less than the module length of the first module or the second module. Additionally, in some implementations, the combined length is selected from a group of one third, one quarter and one tenth of the module length.


Further, in the specific embodiment shown in FIG. 2A, the widths of the heat sinks 214 and 224 extend to cover more than half of the respect module width along an alternative planar axis (i.e., y-axis), which is substantially parallel to the front sides 212A and 222A and is perpendicular to the planar axis (x-axis). In some implementations, the widths of the heat sinks 214 and 224 extend to cover the entire module width of the respective module. In some implementations, each heat sink 214 or 224 has a respective width that is substantially equal to another predetermined fraction of a respective module width measured along the alternative planar axis. In some embodiments, this predetermined fraction is selected from one third, one quarter, and one tenth.


In some other implementations, the heat sinks 214 or 224 are positioned to address the heat density on the respective substrates 210 and 220. For example, more heat sinks are placed around an area that has a larger heat density. Alternatively, in some implementations, the sizes (e.g., length and width) of the heat sinks 214 or 224 are similarly adjusted according to the heat density on the respective substrate 210 or 220. One or more heat sinks having larger widths and/or lengths are placed around the area that has a larger heat density.


Further as shown in FIG. 2B, in some embodiments, the heat sinks 214 protrude into the air channel by a thickness d1. The heat sinks 224 protrude in the air channel by thickness d2. When the heat sinks are not used or a single heat sink covers the entire substrate of the substrate 212 or 222, the air flow 230 through the channel is laminar and little mixing occurs. However, if the heat sinks are positioned as described herein, the air flow is disturbed by the alternating protrusions of the heat sinks into the channel, and the air is better mixed, resulting in a more turbulent air flow and a better heat transfer between the air and the heat sinks. In other words, boundary layer conditions concerning the substrate 212 or 222 and the corresponding heat sinks are adjusted by the strategic placement of the heat sinks 214 or 224 within the channel between the modules, thereby allowing the air flow 230 to mix, and, therefore, more efficiently cool down the modules 210 and 220.


In some situations, the sum of thicknesses d1 and d2 is substantially smaller than the predetermined distance dtot, and the air flow is disturbed, but can still pass through the air channel smoothly and quickly. Alternatively in some other situations, the sum of thicknesses d1 and d2 is substantially larger than the predetermined distance dtot. Here, the heat sinks significantly overlap with one another, and the air flow needs to traverse each heat sink to flow through the air channel. While the air flow passes the air channel at a reduced rate, it mixes more. Generally, thicknesses d1 and d2 are selected to result in better air mixing or turbulence in the air channel without adversely affecting the flow of the air through the channel.


In some embodiments, the first module 210 is a memory module that includes the substrate 212, at least one memory component that is a memory integrated circuit integrated on the substrate 210, and the heat sinks 214 that are disposed on the front side 212A of the first module 210 to absorb and dissipate heat generated by the memory component. Similarly, in some embodiments, the second module 220 is also a memory module that includes the substrate 222, at least one memory component that is a memory integrated circuit, and the heat sinks 224. In some situations, the memory modules 210 and 220 are identical modules placed in parallel with one another, and sometimes, inserted into two adjacent memory slots on a board of an electronic device.


In some embodiments, even though the at least one memory component is disposed at the same location on (or in) the respective substrate, the heat sinks 214 and 224 are disposed at different locations and/or sides of the respective substrate of the memory modules 210 and 220, respectively. For example, as shown in FIG. 2B, the respective memory components on the memory modules 210 and 220 may be disposed on the side 212B and the side 222A, i.e., facing the same direction, while the heat sinks are mounted on opposing sides 212A and 222A.


Furthermore, in some embodiments, in addition to the heat sinks 214 and 224 disposed on the front sides 212A and 222A, more heat sinks are disposed on at least one of the back sides 212B and 222B of the substrates 212 and 222 in the first module 210 and the second module 220. Optionally, these additional heat sinks are arranged in a similar alternating configuration with heat sinks on a third module (not shown) disposed adjacent to the first module 210 or the second module 220 and has its front side facing the back side 212B or 222B.


In some embodiments, separate heat sinks mounted on the same substrate in an electronic module are mechanically and/or thermally connected by a coupling structure. FIG. 2C illustrates another cross-sectional view of an exemplary electronic system 200 that uses connected heat sinks. At least two of the heat sinks 214 or two of the heat sinks 224 are physically coupled together by a bridging heat sink structure 216 or 226, respectively. In some embodiments, every two neighboring heat sinks 214 on the first module 210 are coupled to one another by a bridging heat sink structure 216, and therefore, the heat sinks 214 form a single heat sink mounted on the front side 212A of the first module 210. In some implementations, each bridging heat sink structure 216 or 226 has a thickness smaller than that of heat sinks 214 or 224, respectively.


Alternatively, in some embodiments, at least some of the heat sinks extend beyond an edge of a respective substrate, and are physically coupled together at their extended ends. FIG. 2D illustrates a side view of another exemplary electronic system 200 that uses heat sinks with extended geometric sizes in accordance with some embodiments. Specifically, on the alternative planar axis (y-axis), a subset of heat sinks 214 extend beyond the edges of the substrate 212, and are coupled together at the extended ends 218 to form a single heat sink. In some other implementations, a subset of heat sinks 224 also extend beyond the corresponding edges of the substrate 222, and are coupled together at the extended ends 228 to form another single heat sink.


In some embodiments, the extended ends 218 and 228 are further coupled together to combine the subset of heat sinks 214 and the subset of heat sinks 224 into a single heat sink. In some embodiments, when the first module 210 and the second module 220 are memory modules that are configured to be inserted into adjacent memory slots on a computer motherboard, the extended ends 218 and 228 are designed in a manner that is compatible with the spacing requirement between the memory slots. As shown in FIGS. 2C and 2D, such an embodiment reduces the number of discrete heat sink components, and simplifies the assembly process by avoiding assembly of a large number of individual heat sinks.



FIG. 3 illustrates an exemplary electronic system 300 including electronic modules (e.g., a first module 310 and a second module 320) that include a respective array of heat sinks. The first module 310 and the second module 320 are arranged with their front sides 312A and 322A facing one another and are separated by a predetermined distance. Heat sinks 314 are disposed on the front side 312A of a substrate 312 of the first module 310, and form a first two-dimensional array that covers at least a part of the front side 312A of the first module 310. Similarly, heat sinks 324 are disposed on the front side 322A of a substrate 322 of the second module 320, and form a second two-dimensional array that covers at least a part of the front side 322A of the second module 320. In some implementations, the heat sinks 314 and 324 alternate in both planar axes, including x-axis and y-axis, when the first module 310 and the second module 320 are integrated in the electronic system 300.


Specifically, in some embodiments, at least one heat sink 324 is disposed in a gap between two heat sinks 314 along a certain planar axis (e.g., x-axis) that is substantially parallel to the first module 310 or the second module 320, and another heat sink 324 is disposed in a gap between another two heat sinks 314 on an alternative planar axis that is also substantially parallel to the first module 310 or the second module 320. In some embodiments, a subset of the heat sink 324 alternates with a subset of the heat sinks 314 along an alternative planar axis (i.e., y-axis) that is substantially parallel to the first or second substrate and perpendicular to the planar axis


As explained above, when the heat sinks 314 and 324 are viewed in cross-section, they are disposed on two different substrates 312 and 314 which are shifted by a predetermined distance associated with a gap between the first and second modules. However, these heat sinks are still regarded as having alternating positions or being disposed in gaps between other heat sinks along the planar axis (x-axis), the alternative planer axis (y-axis), or both axes, when their projected locations on the corresponding axis (or axes) are so arranged as viewed from the side.


It is understood that the heat sink rows shown in FIGS. 2A-2D and the two-dimensional heat sink array shown in FIG. 3 are merely examples of heat sink configurations arranged for the purposes of mixing air and air flows between two closely placed electronic modules. Optionally, the heat sinks are distributed on a substrate of an electronic module according to other regular patterns (e.g., circles, rows that are titled by an angle with respect to the direction of the air flow, two-dimensional arrays that orient differently from those shown in FIG. 3, etc.). Optionally, the heat sinks are placed on a substrate of an electronic module according to irregular patterns, and particularly in some embodiments, according to the heat density on the corresponding substrate.


In particular, under some circumstances, the heat sinks on the same substrate do not adopt the same geometry sizes (e.g., length, width and thickness) and shapes, and these geometric parameters for each of them are individually determined to result in an enhanced air mixing and disturbance effect around the respective heat sink.



FIGS. 4A and 4B illustrate an exemplary electronic module 410 in which at least one electronic component 450 is monolithically integrated on a front side 402A and a back side 402B of its substrate 402 in accordance with some embodiments, respectively. The electronic component 450 is an integrated circuit chip integrated on the substrate 402 that is made of a certain substrate material, such as silicon. Specifically, in some embodiments, the electronic component 450 is manufactured on the substrate 402 by conventional microfabrication processes, including thin film deposition, photolithographic patterning, and chemical or physical etching. After the manufacturing of the electronic component 450 on the substrate 450, a heat sink 404 is mounted on the front side 402A of the substrate 402. In some embodiments, more than one heat sink could be micro-fabricated or micro-assembled together on the substrate 402 of the electronic component 450. As explained above, in various embodiments of the invention, the front side 402A of the substrate 402 is defined as the side having the heat sinks 404.


In some embodiments, the electronic component 450 is manufactured on the front side 402A, and the heat sink 404 is mounted on top of electronic component via a layer of adhesive material. In contract, in some other embodiments, the electronic component 450 is manufactured on the back side 402B, while the heat sink 404 is still mounted on the opposite side, e.g., the front side 402A. In some situations, the substrate 402 has a sufficiently high thermal conductivity to transfer the heat generated by the electronic component 450 to the heat sink 404. Optionally, in other situations, thermally conductive vias 406 are embedded within the substrate 402 to thermally couple the electronic component 450 and the heat sink 404 and to conduct the generated heat through the substrate 402.


One of skill in the art knows that when heat sinks are directly coupled to electronic dies or chips as shown in FIGS. 4A and 4B, the heat sinks arranged in an alternating configuration may be used to cool down multiple electronic chips or dies that are assembled in a three-dimensional (3D) micropackage. Typically, such a 3D micropackage has an extremely compact form factor and dissipates a large amount of heat. When the heat sinks are arranged in an alternating manner, they disturb and mix the air flow better and will increase the heat transfer efficiency.



FIGS. 4C and 4D illustrate an exemplary electronic module 420 in which at least one electronic component 450 is integrated on a front side 402A and a back side 402B of its substrate 402 in a hybrid manner. The electronic component 450 is a discrete integrated circuit chip that is mounted on the substrate 402, and the substrate 402 is optionally a silicon substrate or a printed circuit board (PCB). The electronic component 450 is manufactured by conventional microfabrication processes, but is assembled on the substrate 402 in a hybrid manner and becomes a part of an electronic module in an electronic system.


As shown in FIG. 4C, both the electronic component 450 and the heat sink 404 are mounted on the front side 402A of the substrate 402. The electronic component 450 is sandwiched between the front side 402A of the substrate 402 and the heat sink 404. In particular, the heat sink 404 is attached to the underlying electronic component 450 via a layer of adhesive material. In contrast, as shown in FIG. 4D, the electronic component 450 and the heat sink 404 are mounted on opposite sides, i.e., the back side 402B and the front side 402A, respectively. The heat sink is attached to the underlying front side 402A via a layer of adhesive material. In some embodiments, thermally conductive vias 406 are embedded within the substrate 402 to thermally couple the electronic component 450 on the back side 402B with the heat sink 404 on the front side 402A, conducting the heat generated by the electronic component 450 through the substrate 402.



FIG. 4E illustrates an exemplary electronic module 430 that includes a heat spreader 408 in accordance with some embodiments. The heat spreader 408 is integrated between the substrate 402 and the heat sink 404, to spread the heat transferred from the electronic component 450 evenly to the heat sink 404. Typically, the heat spreader 408 has a large heat conductivity coefficient, such that it spreads the heat substantially evenly.


The heat sink 404 is attached to the heat spreader 408 via a layer of adhesive material. As shown in FIG. 4E, in some embodiments, the heat spreader 408 is mounted on the electronic component 450 that is integrated on the front side 402A of the substrate 402. However, from another perspective not reflected in FIG. 4E, the heat spreader 408 is mounted onto the front side 402A of the substrate 402 directly, but coupled by thermal vias embedded within the substrate 402 to the electronic component 450 that is disposed elsewhere on the substrate 402.


It should be understood that FIGS. 4A-4E are used to illustrate relative positions among the electronic component 450, the substrate 402, the heat sink 404, and the heat spreader 408 for each heat sink in FIGS. 2A-2D and 3. One of skill in the art will appreciate that more than one electronic component 450 may replace the illustrated electronic component 450 and that more than one heat sink 404 may replace the illustrated heat sink 404.



FIGS. 5A-5C illustrate exemplary heat sinks 510, 520 and 530 that have different geometrical shapes in accordance with some embodiments. Each heat sink 510, 520 or 530 represents one heat sink in FIGS. 2A-2D and 3. In some implementations, the heat sink 510 has a conventional shape, e.g., a rectangular block. In some implementations, the heat sink 520 is based on the conventional rectangular block, but has rounded corners and edges to control air flow around the heat sink 520. Optionally, in various embodiments of the invention, the heat sink also adopts other regular shapes, such as a water drop shape, a cylinder and a ball.


Further, in some implementations, the heat sink 530 has a finned or corrugated surface to increase the effective heat dissipation surface area of the heat sink 530. When a corresponding electronic module that includes the heat sink 530 is integrated with another electronic module, the finned or corrugated surface faces towards an air gap that separates the two electronic modules.



FIG. 6 illustrates an exemplary flow chart of a method 600 for assembling an electronic system and managing heat flow for the purpose of dissipating heat generated from the electronic system in accordance with some embodiments. At least two first-module heat sinks are mounted (602) on a front side of a first module to dissipate heat generated by at least one first-module electronic component integrated on the first module, and there is a gap formed between the at least two first-module heat sinks. At least one second-module heat sink is mounted (604) is mounted on a front side of a second module to dissipate heat generated by at least one second-module electronic component integrated on the second module. The first module and the second module are then integrated (606) in an electronic system. In accordance with the integrating, at least a part of the front sides of the first and second modules face one another and are separated by a predetermined distance, and the second-module heat sink is disposed in the gap between the at least two first-module heat sinks.


In some implementations, the first module comprises a plurality of first heat sinks including the at least two first-module heat sinks, and the second module comprises a plurality of second heat sinks including at least the one second-module heat sink. After the integrating, the plurality of second heat sinks alternate with the plurality of first heat sinks along the planar axis, such that the at least one second-module heat sink is disposed in a gap between the at least two first-module heat sinks.


Further in accordance with the alternating heat sink configuration, the respective number of heat sinks in the first or second module, and the geometric features (e.g., configurations, locations, sizes, shapes, etc.) of each individual heat sink are engineered, individually or together, for the purpose of disturbing and mixing air flow that passes an air channel between the first and second modules. More details and examples for arranging the heat sinks according to the alternating configurations are explained above with reference to FIGS. 2A-2D, 3, 4A-4E and 5A-5C.


As a specific example, the electronic system is a memory system that is commonly integrated in many computers and consumer electronic devices. Typically, memory modules are inserted into closely spaced memory slots on a circuit board, such as a motherboard. Upon insertion, the memory modules are assembled substantially in parallel on the circuit board. On each memory module, packaged memory components are assembled on the respective substrate. At least two heat sinks and at least one heat sink are disposed on a respective front side of two memory modules, and thermally coupled to the respective memory components in the two memory modules. When the memory system is integrated with the two memory modules facing one another, the at least two heat sinks alternate with the at least one heat sink at least along the planar axis to disturb and mix air flow.


Such an alternating heat sink configuration improves the efficiency for heat dissipation even when the space between the two memory modules and the rate of the air flow remain unchanged. As the heat dissipated by memory components increases, existing solutions may have to use a fan that has a higher rotational speed to increase the rate of the air flow. Alternatively, some memory slots have to be left open to expand the predetermined distance between the memory modules. In contrast, the alternating heat sink configuration creates more turbulent air flow and obtains an enhanced cooling effect thereby, and therefore, can accommodate more heat dissipation from the memory modules, before a higher rate air flow or an extra distance between the memory modules are adopted.


Under some circumstances, when the heat sinks are rearranged according to an alternating configuration, device temperatures of the electronic components are reduced up to ten degrees, even if the other conditions (e.g., the distance between the electronic modules, substrate areas by the heat sinks, the rotational speed of the fan, etc.) remain the same.


It will be understood that, although the terms “first,” “second,” etc. may be used herein to describe various elements, these elements should not be limited by these terms. These terms are only used to distinguish one element from another. For example, a first contact could be termed a second contact, and, similarly, a second contact could be termed a first contact, which changing the meaning of the description, so long as all occurrences of the “first contact” are renamed consistently and all occurrences of the second contact are renamed consistently. The first contact and the second contact are both contacts, but they are not the same contact.


The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the claims. As used in the description of the embodiments and the appended claims, the singular forms “a”, “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will also be understood that the term “and/or” as used herein refers to and encompasses any and all possible combinations of one or more of the associated listed items. It will be further understood that the terms “comprises” and/or “comprising,” when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.


As used herein, the term “if” may be construed to mean “when” or “upon” or “in response to determining” or “in accordance with a determination” or “in response to detecting,” that a stated condition precedent is true, depending on the context. Similarly, the phrase “if it is determined [that a stated condition precedent is true]” or “if [a stated condition precedent is true]” or “when [a stated condition precedent is true]” may be construed to mean “upon determining” or “in response to determining” or “in accordance with a determination” or “upon detecting” or “in response to detecting” that the stated condition precedent is true, depending on the context.


The foregoing description, for purpose of explanation, has been described with reference to specific implementations. However, the illustrative discussions above are not intended to be exhaustive or to limit the claims to the precise forms disclosed. Many modifications and variations are possible in view of the above teachings. The implementations were chosen and described in order to best explain principles of operation and practical applications, to thereby enable others skilled in the art.

Claims
  • 1. An electronic system, comprising: a first module comprising: at least one first-module electronic component;at least two first-module heat sinks thermally coupled to the at least one first-module electronic component, wherein there is a gap between the at least two first-module heat sinks;a second module comprising: at least one second-module electronic component; andat least one second-module heat sink thermally coupled to the at least one second-module electronic component,wherein the first and second modules are separated from each other by a predetermined distance such that the second-module heat sink is disposed in the gap between the at least two first-module heat sinks.
  • 2. The electronic system of claim 1, wherein the first module is a first memory module comprising a first-module substrate, and the at least one first-module electronic component is a memory integrated circuit coupled on the first-module substrate, and wherein the second module is a second memory module comprising a second-module substrate, and the at least one second-module electronic component is a memory integrated circuit coupled on the second-module substrate.
  • 3. The electronic system of claim 1, wherein the at least two first-module heat sinks and the at least one second-module heat sink are configured for mixing air and air flow between the first module and the second module.
  • 4. The electronic system of claim 1, wherein the first module comprises a plurality of first-module heat sinks including the at least two first-module heat sinks, and the second module comprises a plurality of second-module heat sinks including the at least one second-module heat sink, and wherein the plurality of second-module heat sinks alternate with the plurality of first-module heat sinks, such that each of the plurality of second-module heat sinks is disposed in a respective gap between two of the plurality of first-module heat sinks.
  • 5. The electronic system of claim 1, wherein the at least two first-module heat sinks have a first thickness, and the at least one second-module heat sink has a second thickness, a sum of the first and second thicknesses being smaller than the predetermined distance.
  • 6. The electronic system of claim 1, wherein the at least two first-module heat sinks and the at least one second-module heat sink have a combined length along a planar axis that is substantially parallel to the first module and the second module, wherein the combined length is less than a length of the first module or the second module along the planar axis.
  • 7. The electronic system of claim 6, wherein the combined length is selected from a group of one third, one quarter and one tenth of the length of the first module or the second module.
  • 8. The electronic system of claim 1, wherein along an alternative planar axis that is substantially parallel to the first module and the second module, at least one heat sink among the at least two first-module heat sinks and the at least one second-module heat sink extends to cover more than half of the module width of the respective module along the alternative planar axis.
  • 9. The electronic system of claim 8, wherein along the alternative planar axis, a subset of the at least two first-module heat sinks extend beyond the edges of a substrate of the first module, and are physically coupled to one another at their extended ends.
  • 10. The electronic system of claim 1, wherein a heat spreader that has a substantially high thermal conductivity is disposed beneath each of the at least two first-module heat sinks to evenly spread heat dissipated from the at least one first-module electronic component.
  • 11. The electronic system of claim 1, wherein the at least two first-module heat sinks or the at least one second-module heat sink comprises a two-dimensional array of heat sinks covering at least a part of the substrate of the respective module.
  • 12. The electronic system of claim 11, wherein the second-module heat sink is disposed in the gap between the at least two first-module heat sinks along a planar axis that is substantially parallel to the first module or the second module, and a subset of the at least one second-module heat sink alternates with a subset of the at least two first-module heat sinks along an alternative planar axis that is substantially parallel to the first or second substrate and perpendicular to the planar axis.
  • 13. The electronic system of claim 1, wherein the at least one first-module electronic component is coupled between the at least two first-module heat sinks and the substrate of the first module.
  • 14. The electronic system of claim 1, wherein the at least one first-module electronic component is monolithically integrated on a front side or a back side of the first module.
  • 15. The electronic system of claim 1, wherein the at least one first-module electronic component is mounted on a back side of the first module, and heat generated by the at least one first-module electronic component is conducted via the substrate of the first module to the at least two first-module heat sinks that are coupled on a front side of the first module.
  • 16. The electronic system of claim 1, wherein at least one heat sink of the at least two first-module heat sinks and the at least one second-module heat sink has rounded corners and edges to control air flow between the first and second modules.
  • 17. The electronic system of claim 1, wherein at least one heat sink of the at least two first-module heat sinks and the at least one second-module heat sink has a finned surface facing towards a separation gap between the first and second modules.
  • 18. The electronic system of claim 1, wherein the at least two first-module heat sinks are physically coupled together by a bridging heat sink structure that has a smaller thickness than the respective thickness of the at least two first-module heat sinks.
  • 19. The electronic system of claim 1, wherein a layer of thermally conductive material is applied to couple the at least two first-module heat sinks and the at least one second-module heat sink to their respective electronic component or to their respective module.
  • 20. A memory system, comprising: a first memory module comprising: at least one first-module memory component;at least two first-module heat sinks thermally coupled to the at least one first-module memory component, wherein there is a gap between the at least two first-module heat sinks;a second memory module comprising: at least one second-module memory component; andat least one second-module heat sink thermally coupled to the at least one second-module memory component,wherein the first and second memory modules are separated from each other by a predetermined distance such that the second-module heat sink is disposed in the gap between the at least two first-module heat sinks.
  • 21. A method of dissipating heat in an electronic system, comprising: mounting at least two first-module heat sinks on a substrate of a first module to dissipate heat generated by at least one first-module electronic component integrated on the first module, wherein there is a gap between the at least two first-module heat sinks;mounting at least one second-module heat sink on a substrate of a second module to dissipate heat generated by at least one second-module electronic component integrated on the second module; andintegrating the first module and the second module in the electronic system, such that at least a part of the first and second modules face one another and are separated by a predetermined distance, wherein the second-module heat sink is disposed in the gap between the at least two first-module heat sinks.
  • 22. An electronic system, comprising: a first module comprising: a first-module front side;at least one first-module electronic component;at least two first-module heat sinks disposed at the first-module front side and thermally coupled to the at least one first-module electronic component;a second module comprising: a second-module front side that faces the first-module front side and is separated there from by a gap having a predetermined distance;at least one second-module electronic component; andat least one second-module heat sink disposed at the second-module front side and thermally coupled to the at least one second-module electronic component,wherein the at least one second-module heat sink is disposed in the gap between the at least two first-module heat sinks.
RELATED APPLICATIONS

This application claims priority to U.S. Provisional Patent Application 61/887,299, filed Oct. 4, 2013, which is hereby incorporated by reference in its entirety.

US Referenced Citations (261)
Number Name Date Kind
4839587 Flatley et al. Jun 1989 A
4916652 Schwarz et al. Apr 1990 A
5210680 Scheibler May 1993 A
5270979 Harari et al. Dec 1993 A
5519847 Fandrich et al. May 1996 A
5530705 Malone, Sr. Jun 1996 A
5537555 Landry et al. Jul 1996 A
5551003 Mattson et al. Aug 1996 A
5628031 Kikinis et al. May 1997 A
5657332 Auclair et al. Aug 1997 A
5666114 Brodie et al. Sep 1997 A
5708849 Coke et al. Jan 1998 A
5828549 Gandre et al. Oct 1998 A
5923532 Nedved Jul 1999 A
5943692 Marberg et al. Aug 1999 A
5946190 Patel et al. Aug 1999 A
5982664 Watanabe Nov 1999 A
6000006 Bruce et al. Dec 1999 A
6008987 Gale et al. Dec 1999 A
6009938 Smith et al. Jan 2000 A
6016560 Wada et al. Jan 2000 A
6018304 Bessios Jan 2000 A
6061245 Ingraham et al. May 2000 A
6070074 Perahia et al. May 2000 A
6138261 Wilcoxson et al. Oct 2000 A
6182264 Ott Jan 2001 B1
6192092 Dizon et al. Feb 2001 B1
6295592 Jeddeloh Sep 2001 B1
6311263 Barlow et al. Oct 2001 B1
6335862 Koya Jan 2002 B1
6442076 Roohparvar Aug 2002 B1
6449625 Wang Sep 2002 B1
6484224 Robins et al. Nov 2002 B1
6516437 Van Stralen et al. Feb 2003 B1
6618249 Fairchild Sep 2003 B2
6621705 Ballenger et al. Sep 2003 B1
6678788 O'Connell Jan 2004 B1
6757768 Potter et al. Jun 2004 B1
6762942 Smith Jul 2004 B1
6775792 Ulrich et al. Aug 2004 B2
6810440 Micalizzi, Jr. et al. Oct 2004 B2
6836808 Bunce et al. Dec 2004 B2
6836815 Purcell et al. Dec 2004 B1
6842436 Moeller Jan 2005 B2
6871257 Conley et al. Mar 2005 B2
6888725 Kubo et al. May 2005 B2
6895464 Chow et al. May 2005 B2
6978343 Ichiriu Dec 2005 B1
6980985 Amer-Yahia et al. Dec 2005 B1
6981205 Fukushima et al. Dec 2005 B2
6988171 Beardsley et al. Jan 2006 B2
7020017 Chen et al. Mar 2006 B2
7032123 Kane et al. Apr 2006 B2
7043505 Teague et al. May 2006 B1
7079972 Wood et al. Jul 2006 B1
7100002 Shrader Aug 2006 B2
7111293 Hersh et al. Sep 2006 B1
7162678 Saliba Jan 2007 B2
7173852 Gorobets et al. Feb 2007 B2
7184446 Rashid et al. Feb 2007 B2
7233501 Ingalz Jun 2007 B1
7328377 Lewis et al. Feb 2008 B1
7516292 Kimura et al. Apr 2009 B2
7523157 Aguilar, Jr. et al. Apr 2009 B2
7527466 Simmons May 2009 B2
7529466 Takahashi May 2009 B2
7571277 Mizushima Aug 2009 B2
7574554 Tanaka et al. Aug 2009 B2
7596643 Merry, Jr. et al. Sep 2009 B2
7681106 Jarrar et al. Mar 2010 B2
7685494 Varnica et al. Mar 2010 B1
7707481 Kirschner et al. Apr 2010 B2
7761655 Mizushima et al. Jul 2010 B2
7774390 Shin Aug 2010 B2
7840762 Oh et al. Nov 2010 B2
7870326 Shin et al. Jan 2011 B2
7890818 Kong et al. Feb 2011 B2
7913022 Baxter Mar 2011 B1
7925960 Ho et al. Apr 2011 B2
7934052 Prins et al. Apr 2011 B2
7954041 Hong et al. May 2011 B2
7971112 Murata Jun 2011 B2
7974368 Shieh et al. Jul 2011 B2
7978516 Olbrich et al. Jul 2011 B2
7996642 Smith Aug 2011 B1
8006161 Lestable et al. Aug 2011 B2
8032724 Smith Oct 2011 B1
8069390 Lin Nov 2011 B2
8190967 Hong et al. May 2012 B2
8254181 Hwang et al. Aug 2012 B2
8305103 Kang et al. Nov 2012 B2
8312349 Reche et al. Nov 2012 B2
8412985 Bowers et al. Apr 2013 B1
8915616 Jeon et al. Dec 2014 B2
20020024846 Kawahara et al. Feb 2002 A1
20020076951 Roy Jun 2002 A1
20020083299 Van Huben et al. Jun 2002 A1
20020152305 Jackson et al. Oct 2002 A1
20020162075 Talagala et al. Oct 2002 A1
20020165896 Kim Nov 2002 A1
20030041299 Kanazawa et al. Feb 2003 A1
20030043829 Rashid et al. Mar 2003 A1
20030088805 Majni et al. May 2003 A1
20030093628 Matter et al. May 2003 A1
20030184970 Bosch et al. Oct 2003 A1
20030188045 Jacobson Oct 2003 A1
20030189856 Cho et al. Oct 2003 A1
20030198100 Matsushita et al. Oct 2003 A1
20030212719 Yasuda et al. Nov 2003 A1
20040024957 Lin et al. Feb 2004 A1
20040024963 Talagala et al. Feb 2004 A1
20040073829 Olarig Apr 2004 A1
20040153902 Machado et al. Aug 2004 A1
20040181734 Saliba Sep 2004 A1
20040199714 Estakhri et al. Oct 2004 A1
20040237018 Riley Nov 2004 A1
20050013120 Liu Jan 2005 A1
20050060456 Shrader et al. Mar 2005 A1
20050060501 Shrader et al. Mar 2005 A1
20050082663 Wakiyama et al. Apr 2005 A1
20050114587 Chou et al. May 2005 A1
20050152112 Holmes et al. Jul 2005 A1
20050172065 Keays Aug 2005 A1
20050172207 Radke et al. Aug 2005 A1
20050193161 Lee et al. Sep 2005 A1
20050201148 Chen et al. Sep 2005 A1
20050231765 So et al. Oct 2005 A1
20050257120 Gorobets et al. Nov 2005 A1
20050273560 Hulbert et al. Dec 2005 A1
20050289314 Adusumilli et al. Dec 2005 A1
20060039196 Gorobets et al. Feb 2006 A1
20060053246 Lee Mar 2006 A1
20060085671 Majni et al. Apr 2006 A1
20060136570 Pandya Jun 2006 A1
20060156177 Kottapalli et al. Jul 2006 A1
20060195650 Su et al. Aug 2006 A1
20060259528 Dussud et al. Nov 2006 A1
20070001282 Kang et al. Jan 2007 A1
20070011413 Nonaka et al. Jan 2007 A1
20070057686 Suga et al. Mar 2007 A1
20070058446 Hwang et al. Mar 2007 A1
20070061597 Holtzman et al. Mar 2007 A1
20070074850 Peschl Apr 2007 A1
20070076479 Kim et al. Apr 2007 A1
20070081408 Kwon et al. Apr 2007 A1
20070083697 Birrell et al. Apr 2007 A1
20070091677 Lasser et al. Apr 2007 A1
20070113019 Beukema et al. May 2007 A1
20070121297 Uchizono et al. May 2007 A1
20070133312 Roohparvar Jun 2007 A1
20070147113 Mokhlesi et al. Jun 2007 A1
20070150790 Gross et al. Jun 2007 A1
20070157064 Falik et al. Jul 2007 A1
20070174579 Shin Jul 2007 A1
20070180188 Fujibayashi et al. Aug 2007 A1
20070201274 Yu et al. Aug 2007 A1
20070208901 Purcell et al. Sep 2007 A1
20070211436 Robinson et al. Sep 2007 A1
20070234143 Kim Oct 2007 A1
20070245061 Harriman Oct 2007 A1
20070246189 Lin et al. Oct 2007 A1
20070277036 Chamberlain et al. Nov 2007 A1
20070291556 Kamei Dec 2007 A1
20070294496 Goss et al. Dec 2007 A1
20070300130 Gorobets Dec 2007 A1
20080019095 Liu Jan 2008 A1
20080019182 Yanagidaira et al. Jan 2008 A1
20080022163 Tanaka et al. Jan 2008 A1
20080043435 Yip et al. Feb 2008 A1
20080052446 Lasser et al. Feb 2008 A1
20080056005 Aritome Mar 2008 A1
20080077841 Gonzalez et al. Mar 2008 A1
20080077937 Shin et al. Mar 2008 A1
20080086677 Yang et al. Apr 2008 A1
20080144371 Yeh et al. Jun 2008 A1
20080147964 Chow et al. Jun 2008 A1
20080147998 Jeong Jun 2008 A1
20080148124 Zhang et al. Jun 2008 A1
20080158818 Clidaras et al. Jul 2008 A1
20080163030 Lee Jul 2008 A1
20080168191 Biran et al. Jul 2008 A1
20080168319 Lee et al. Jul 2008 A1
20080170460 Oh et al. Jul 2008 A1
20080229000 Kim Sep 2008 A1
20080229003 Mizushima et al. Sep 2008 A1
20080229176 Arnez et al. Sep 2008 A1
20080236791 Wayman Oct 2008 A1
20080252324 Barabi et al. Oct 2008 A1
20080254573 Sir et al. Oct 2008 A1
20080266807 Lakin et al. Oct 2008 A1
20080270680 Chang Oct 2008 A1
20080282128 Lee et al. Nov 2008 A1
20080285351 Shlick et al. Nov 2008 A1
20080291636 Mori et al. Nov 2008 A1
20090003058 Kang Jan 2009 A1
20090037652 Yu et al. Feb 2009 A1
20090144598 Yoon et al. Jun 2009 A1
20090168525 Olbrich et al. Jul 2009 A1
20090172258 Olbrich et al. Jul 2009 A1
20090172259 Prins et al. Jul 2009 A1
20090172260 Olbrich et al. Jul 2009 A1
20090172261 Prins et al. Jul 2009 A1
20090172262 Olbrich et al. Jul 2009 A1
20090172308 Prins et al. Jul 2009 A1
20090172335 Kulkarni et al. Jul 2009 A1
20090172499 Olbrich et al. Jul 2009 A1
20090193058 Reid Jul 2009 A1
20090207660 Hwang et al. Aug 2009 A1
20090222708 Yamaga Sep 2009 A1
20090228761 Perlmutter et al. Sep 2009 A1
20090273898 Imsand Nov 2009 A1
20090292972 Seol et al. Nov 2009 A1
20090296466 Kim et al. Dec 2009 A1
20090296486 Kim et al. Dec 2009 A1
20090302458 Kubo et al. Dec 2009 A1
20090309214 Szewerenko et al. Dec 2009 A1
20090319864 Shrader Dec 2009 A1
20100008034 Hinkle Jan 2010 A1
20100061151 Miwa et al. Mar 2010 A1
20100073880 Liu Mar 2010 A1
20100091463 Buresch et al. Apr 2010 A1
20100103737 Park Apr 2010 A1
20100118496 Lo May 2010 A1
20100161936 Royer et al. Jun 2010 A1
20100199125 Reche Aug 2010 A1
20100202196 Lee et al. Aug 2010 A1
20100208521 Kim et al. Aug 2010 A1
20100224985 Michael et al. Sep 2010 A1
20100262889 Bains Oct 2010 A1
20100281207 Miller et al. Nov 2010 A1
20100281342 Chang et al. Nov 2010 A1
20100296255 Maloney Nov 2010 A1
20100328887 Refai-Ahmed et al. Dec 2010 A1
20110051513 Shen et al. Mar 2011 A1
20110083060 Sakurada et al. Apr 2011 A1
20110113281 Zhang et al. May 2011 A1
20110131444 Buch et al. Jun 2011 A1
20110132000 Deane et al. Jun 2011 A1
20110173378 Filor et al. Jul 2011 A1
20110182035 Yajima Jul 2011 A1
20110188205 MacManus et al. Aug 2011 A1
20110205823 Hemink et al. Aug 2011 A1
20110213920 Frost et al. Sep 2011 A1
20110228601 Olbrich et al. Sep 2011 A1
20110231600 Tanaka et al. Sep 2011 A1
20110299244 Dede et al. Dec 2011 A1
20110317359 Wei et al. Dec 2011 A1
20120014067 Siracki Jan 2012 A1
20120096217 Son et al. Apr 2012 A1
20120110250 Sabbag et al. May 2012 A1
20120151253 Horn Jun 2012 A1
20120151294 Yoo et al. Jun 2012 A1
20120170224 Fowler et al. Jul 2012 A1
20120195126 Roohparvar Aug 2012 A1
20120201007 Yeh et al. Aug 2012 A1
20120239976 Cometti et al. Sep 2012 A1
20120284587 Yu et al. Nov 2012 A1
20120293962 McCluskey et al. Nov 2012 A1
20130285686 Malik et al. Oct 2013 A1
20130307060 Wang et al. Nov 2013 A1
20140136927 Li et al. May 2014 A1
Foreign Referenced Citations (30)
Number Date Country
201 655 782 Nov 2010 CN
102 446 873 May 2012 CN
199 10 500 Oct 2000 DE
2005 063281 Jul 2007 DE
0 600 590 Jun 1994 EP
0 989 794 Mar 2000 EP
2 600 700 Jun 2001 EP
1465203 Oct 2004 EP
1 990 921 Nov 2008 EP
2 066 158 Jun 2009 EP
2 395 827 Dec 2011 EP
2560731 Sep 1985 FR
06006064 Jan 1994 JP
2002-532806 Oct 2002 JP
2003 188565 Jul 2003 JP
WO 8807193 Mar 1988 WO
WO 03094586 Nov 2003 WO
WO 2004086827 Oct 2004 WO
WO 2007036834 Apr 2007 WO
WO 2007080586 Jul 2007 WO
WO 2008013850 Jan 2008 WO
WO 2008121553 Oct 2008 WO
WO 2008121577 Oct 2008 WO
WO 2009028281 Mar 2009 WO
WO 2009032945 Mar 2009 WO
WO 2009058140 May 2009 WO
WO 2009084724 Jul 2009 WO
WO 2009134576 Nov 2009 WO
WO 2011024015 Mar 2011 WO
WO 2013080341 Jun 2013 WO
Non-Patent Literature Citations (49)
Entry
International Search Report and Written Opinion dated Dec. 16, 2014, received in International Patent Application No. PCT/US2014/059114, which corresponds to U.S. Appl. No. 14/135,223, 9 pages (Dean).
International Search Report and Written Opinion dated Nov. 20, 2014, received in International Patent Application No. PCT/US2014/020290, which corresponds to U.S. Appl. No. 13/791,797, 21 pages (Dean).
International Search Report and Written Opinion dated Dec. 23, 2014, received in International Patent Application No. PCT/US2014/042772, which corresponds to U.S. Appl. No. 13/922,105, 10 pages (Dean).
Barr, Introduction to Watchdog Timers, Oct. 2001, 3 pgs.
Canim, Buffered Bloom ilters on Solid State Storage, ADMS*10, Singapore, Sep. 13-17, 2010, 8 pgs.
Kang, A Multi-Channel Architecture for High-Performance NAND Flash-Based Storage System, J. Syst. Archit., 53, 9, Sep. 2007, 15 pgs.
Kim, A Space-Efficient Flash Translation Layer for CompactFlash Systems, May 2002, 10 pgs.
Lu, A Forest-structured Bloom Filter with Flash Memory, MSST 2011, Denver, CO, May 23-27, 2011, article, 6 pgs.
Lu, A Forest-structured Bloom Filter with Flash Memory, MSST 2011, Denver, CO, May 23-27, 2011, presentation slides, 25 pgs.
McLean, Information Technology-AT Attachment with Packet Interface Extension, Aug. 19, 1998, 339 pgs.
Park, A High Performance Controller for NAND Flash-Based Solid State Disk (NSSD), Feb. 12-16, 2006, 4 pgs.
Pliant Technology, International Search Report / Written Opinion, PCT/US08/88133, Mar. 19, 2009, 7 pgs.
Pliant Technology, International Search Report / Written Opinion, PCT/US08/88136, Mar. 19, 2009, 7 pgs.
Pliant Technology, International Search Report / Written Opinion, PCT/US08/88146, Feb. 26, 2009, 10 pgs.
Pliant Technology, International Search Report / Written Opinion, PCT/US08/88154, Feb. 27, 2009, 8 pgs.
Pliant Technology, International Search Report / Written Opinion, PCT/US08/88164, Feb. 13, 2009, 6 pgs.
Pliant Technology, International Search Report / Written Opinion, PCT/US08/88206, Feb. 18, 2009, 8 pgs.
Pliant Technology, International Search Report / Written Opinion, PCT/US08/88217, Feb. 19, 2009, 7 pgs.
Pliant Technology, International Search Report / Written Opinion, PCT/US08/88229, Feb. 13, 2009, 7 pgs.
Pliant Technology, International Search Report / Written Opinion, PCT/US08/88232, Feb. 19, 2009, 8 pgs.
Pliant Technology, International Search Report / Written Opinion, PCT/US08/88236, Feb. 19, 2009, 7 pgs.
Pliant Technology, International Search Report / Written Opinion, PCT/US2011/028637, Oct. 27, 2011, 11 pgs.
Pliant Technology, Supplementary ESR, 08866997.3, Feb. 23, 2012, 6 pgs.
SanDisk Enterprise IP LLC, International Search Report / Written Opinion, PCT/US2012/042764, Aug. 31, 2012, 12 pgs.
SanDisk Enterprise IP LLC, International Search Report / Written Opinion, PCT/US2012/042771, Mar. 4, 2013, 14 pgs.
SanDisk Enterprise IP LLC, International Search Report / Written Opinion, PCT/US2012/042775, Sep. 26, 2012, 8 pgs.
SanDisk Enterprise IP LLC, International Search Report / Written Opinion, PCT/US2012/059447, Jun. 6, 2013, 12 pgs.
SanDisk Enterprise IP LLC, International Search Report / Written Opinion, PCT/US2012/059453, Jun. 6, 2013, 12 pgs.
Sandisk Enterprise IP LLC, International Search Report / Written Opinion, PCT/US2012/059459, Feb. 14, 2013, 9 pgs.
SanDisk Enterprise IP LLC, International Search Report / Written Opinion, PCT/US2012/065914, May 23, 2013, 7 pgs.
SanDisk Enterprise IP LLC, International Search Report / Written Opinion, PCT/US2012/065916, Apr. 5, 2013, 7 pgs.
SanDisk Enterprise IP LLC, International Search Report / Written Opinion, PCT/US2012/065919, Jun. 17, 2013, 8 pgs.
SanDisk Enterprise IP LLC, Notification of the Decision to Grant a Patent Right for Patent for Invention, CN 200880127623.8, Jul. 4, 2013, 1 pg.
SanDisk Enterprise IP LLC, Office Action, CN 200880127623.8, Apr. 18, 2012, 12 pgs.
SanDisk Enterprise IP LLC, Office Action, CN 200880127623.8, Dec. 31, 2012, 9 pgs.
SanDisk Enterprise IP LLC, Office Action, JP 2010-540863, Jul. 24, 2012, 3 pgs.
Watchdog Timer and Power Savin Modes, Microchip Technology Inc., 2005, 14 pgs.
Zeidman, 1999 Verilog Designer's Library, 9 pgs.
International Search Report and Written Opinion dated Apr. 28, 2015 received in International Patent Application No. PCT/US2015/014563, which corresponds to U.S. Appl. No. 14/179,247, 9 pages (Ellis).
International Search Report and Written Opinion dated May 8, 2015, received in International Patent Application No. PCT/US2015/017722, which corresponds to U.S. Appl. No. 14/277,716, 9 pages (Dean).
International Search Report and Written Opinion dated May 13, 2015, received in International Patent Application No. PCT/US2015/017724, which corresponds to U.S. Appl. No. 14/244,734, 12 pages, (Dean).
International Search Report and Written Opinion dated May 18, 2015, received in International Patent Application No. PCT/US2015/016656, which corresponds to U.S. Appl. No. 14/275,690, 14 pages (Wright).
International Search Report and Written Opinion dated May 28, 2015, received in International Patent Application No. PCT/US2015/017729, which corresponds to U.S. Appl. No. 14/244,745, 14 pages (Ellis).
International Search Report and Written Opinion dated Jul. 25, 2014, received in International Patent Application No. PCT/US2014/029453, which corresponds to U.S. Appl. No. 13/963,444, 9 pages (Frayer).
International Search Report and Written Opinion dated Mar. 7, 2014, received in International Patent Application No. PCT/US2013/074772, which corresponds to U.S. Appl. No. 13/831,218, 10 pages (George).
International Search Report and Written Opinion dated Mar. 24, 2014, received in International Patent Application No. PCT/US2013/074777, which corresponds to U.S. Appl. No. 13/831,308, 10 pages (George).
International Search Report and Written Opinion dated Mar. 7, 2014, received in International Patent Application No. PCT/US2013/074779, which corresponds to U.S. Appl. No. 13/831,374, 8 pages (George).
Invitation to Pay Additional Fees dated Jul. 25, 2014, received in International Patent Application No. PCT/US2014/02190, which corresponds to U.S. Appl. No. 13/791,797, 8 pages (Dean).
International Search Report and Written Opinion dated Sep. 12, 2014, received in International patent Application No. PCT/US2014/0413146.
Related Publications (1)
Number Date Country
20150098176 A1 Apr 2015 US
Provisional Applications (1)
Number Date Country
61887299 Oct 2013 US