Tuning electrodes used in a reactor for electrochemically processing a microelectronic workpiece

Abstract
A facility for selecting and refining electrical parameters for processing a microelectronic workpiece in a processing chamber is described. The facility initially configures the electrical parameters in accordance with either a numerical of the processing chamber or experimental data derived from operating the actual processing chamber. After a workpiece is processed with the initial parameter configuration, the results are measured and a sensitivity matrix based upon the numerical model of the processing chamber is used to select new parameters that correct for any deficiencies measured in the processing of the first workpiece. These parameters are then used in processing a second workpiece, which may be similarly measured, and the results used to further refine the parameters.
Description
FIELD OF THE INVENTION

The present invention is directed to the field of automatic process control, and, more particularly, to the field of controlling a material deposition process.


BACKGROUND OF THE INVENTION

The fabrication of microelectronic components from a microelectronic workpiece, such as a semiconductor wafer substrate, polymer substrate, etc., involves a substantial number of processes. For purposes of the present application, a microelectronic workpiece is defined to include a workpiece formed from a substrate upon which microelectronic circuits or components, data storage elements or layers, and/or micro-mechanical elements are formed. There are a number of different processing operations performed on the microelectronic workpiece to fabricate the microelectronic component(s). Such operations include, for example, material deposition, patterning, doping, chemical mechanical polishing, electropolishing, and heat treatment.


Material deposition processing involves depositing or otherwise forming thin layers of material on the surface of the microelectronic workpiece. Patterning provides selective deposition of a thin layer and/or removal of selected portions of these added layers. Doping of the semiconductor wafer, or similar microelectronic workpiece, is the process of adding impurities known as “dopants” to selected portions of the wafer to alter the electrical characteristics of the substrate material. Heat treatment of the microelectronic workpiece involves heating and/or cooling the workpiece to achieve specific process results. Chemical mechanical polishing involves the removal of material through a combined chemical/mechanical process while electropolishing involves the removal of material from a workpiece surface using electrochemical reactions.


Numerous processing devices, known as processing “tools,” have been developed to implement one or more of the foregoing processing operations. These tools take on different configurations depending on the type of workpiece used in the fabrication process and the process or processes executed by the tool. One tool configuration, known as the LT-210C™ processing tool and available from Semitool, Inc., of Kalispell, Mont., includes a plurality of microelectronic workpiece processing stations that are serviced by one or more workpiece transfer robots. Several of the workpiece processing stations utilize a workpiece holder and a process bowl or container for implementing wet processing operations. Such wet processing operations include electroplating, etching, cleaning, electroless deposition, electropolishing, etc. In connection with the present invention, it is the electrochemical processing stations used in the LT-210C™ that are noteworthy. Such electrochemical processing stations perform the foregoing electroplating, electropolishing, anodization, etc., of the microelectronic workpiece. It will be recognized that the electrochemical processing system set forth herein is readily adapted to implement each of the foregoing electrochemical processes.


In accordance with one configuration of the LT-210C™ tool, the electrochemical processing stations include a workpiece holder and a process container that are disposed proximate one another. The workpiece holder and process container are operated to bring the microelectronic workpiece held by the workpiece holder into contact with an electrochemical processing fluid disposed in the process container. When the microelectronic workpiece is positioned in this manner, the workpiece holder and process container form a processing chamber that may be open, enclosed, or substantially enclosed.


Electroplating and other electrochemical processes have become important in the production of semiconductor integrated circuits and other microelectronic devices from microelectronic workpieces. For example, electroplating is often used in the formation of one or more metal layers on the workpiece. These metal layers are often used to electrically interconnect the various devices of the integrated circuit. Further, the structures formed from the metal layers may constitute microelectronic devices such as read/write heads, etc.


Electroplated metals typically include copper, nickel, gold, platinum, solder, nickel-iron, etc. Electroplating is generally effected by initial formation of a seed layer on the microelectronic workpiece in the form of a very thin layer of metal, whereby the surface of the microelectronic workpiece is rendered electrically conductive. This electro-conductivity permits subsequent formation of a blanket or patterned layer of the desired metal by electroplating. Subsequent processing, such as chemical mechanical planarization, may be used to remove unwanted portions of the patterned or metal blanket layer formed during electroplating, resulting in the formation of the desired metallized structure.


Electropolishing of metals at the surface of a workpiece involves the removal of at least some of the metal using an electrochemical process. The electrochemical process is effectively the reverse of the electroplating reaction and is often carried out using the same or similar reactors as electroplating.


Anodization typically involves oxidizing a thin-film layer at the surface of the workpiece. For example, it may be desirable to selectively oxidize certain portions of a metal layer, such as a Cu layer, to facilitate subsequent removal of the selected portions in a solution that etches the oxidized material faster than the non-oxidized material. Further, anodization may be used to deposit certain materials, such as perovskite materials, onto the surface of the workpiece.


As the size of various microelectronic circuits and components decreases, there is a corresponding decrease in the manufacturing tolerances that must be met by the manufacturing tools. In connection with the present invention as described below, electrochemical processes must uniformly process the surface of a given microelectronic workpiece. Further, the electrochemical process must meet workpiece-to-workpiece uniformity requirements.


To meet such uniformity requirements, an array of multiple electrodes may be used as the anode or cathode for a given electrochemical process. In each of these electrode arrays, a plurality of electrodes are arranged in a generally optimized pattern corresponding to the shape of the particular microelectronic workpiece that is to be processed. Each of the electrodes is connected to an electrical power supply that provides the electrical power used to execute the electrochemical processing operations. Preferably, at least some of the electrodes are connected to different electrical nodes so lo that the electrical power provided to them by the power supply may be provided independent of the electrical power provided to other electrodes in the array.


Electrode arrays having a plurality of electrodes facilitate localized control of the electrical parameters used to electrochemically process the microelectronic workpiece. This localized control of the electrical parameters can be used to provide greater uniformity of the electrochemical processing across the surface of the microelectronic workpiece when compared to single electrode systems. However, determining the electrical parameters for each of the electrodes in the array to achieve the desired process uniformity can be problematic. Typically, the electrical parameter (i.e., electrical current, voltage, etc.) for a given electrode in a given electrochemical process is determined experimentally using a manual trial and error approach. Using such a manual trial and error approach, however, can be very time-consuming. Further, the electrical parameters do not easily translate to other electrochemical processes. For example, a given set of electrical parameters used to electroplate a metal to a thickness X onto the surface of a microelectronic workpiece cannot easily be used to derive the electrical parameters used to electroplate a metal to a thickness Y. Still further, the electrical parameters used to electroplate a desired film thickness X of a given metal (e.g., copper) are generally not suitable for use in electroplating another metal (e.g., platinum). Similar deficiencies in this trial and error approach are associated with other types of electrochemical processes (i.e., anodization, electropolishing, etc.). Also, this manual trial and error approach often must be repeated in several common circumstances, such as when the thickness or level of uniformity of the seed layer changes, when the target plating thickness or profile changes, or when the plating rate changes.


In view of the foregoing, a system for electrochemically processing a microelectronic workpiece that can be used to readily identify electrical parameters that cause a multiple electrode array to achieve a high level of uniformity for a wide range of electrochemical processing variables (e.g., seed layer thicknesses, seed layer types, electroplating materials, etc.) would have significant utility.





BRIEF DESCRIPTION OF THE DRAWINGS


FIG. 1 is a process schematic diagram showing inputs and outputs of the optimizer.



FIG. 2 is a process schematic diagram showing a branch correction system utilized by some embodiments of the optimizer.



FIG. 3 is schematic block diagram of an electrochemical processing system constructed in accordance with one embodiment of the optimizer.



FIG. 4 is a flowchart illustrating one manner in which the optimizer of FIG. 3 can use a predetermined set of sensitivity values to generate a more accurate electrical parameter set for use in meeting targeted physical characteristics in the processing of a microelectronic workpiece.



FIG. 5 is a graph of the change in electroplated film thickness per change in current-time as a function of radial position on a microelectronic workpiece for each of a plurality of individually controlled anodes, such as those shown at A1–A4 of FIG. 1.



FIG. 6 is a spreadsheet diagram showing the new current outputs calculated from the inputs for the first optimization run.



FIG. 7 is a spreadsheet diagram showing the new current outputs calculated from the inputs for the second optimization run.





DETAILED DESCRIPTION

A facility for automatically selecting and refining electrical parameters for processing a microelectronic workpiece (“the optimizer”) is disclosed. In some embodiments, the optimizer adjusts the anode currents for a multiple anode electroplating chamber, such as the Semitool CFD-2 chamber, in order to achieve a specified thickness profile (i. e., flat, convex, concave, etc.). The optimizer adjusts anode currents to compensate for changes in the incoming seed layer (feed forward), and to correct for prior wafer non-uniformities (feedback).


The facility typically operates an electroplating chamber containing a principal fluid flow chamber, and a plurality of electrodes disposed in the principal fluid flow chamber. The electroplating chamber typically further contains a workpiece holder positioned to hold at least one surface of the microelectronic workpiece in contact with an electrochemical processing fluid in the principal fluid flow chamber, at least during electrochemical processing of the microelectronic workpiece. One or more electrical contacts are configured to contact the at least one surface of the microelectronic workpiece, and an electrical power supply is connected to the one or more electrical contacts and to the plurality of electrodes. At least two of the plurality of electrodes are independently connected to the electrical power supply to facilitate independent supply of power thereto. The apparatus also includes a control system that is connected to the electrical power supply to control at least one electrical power parameter respectively associated with each of the independently connected electrodes. The control system sets the at least one electrical power parameter for a given one of the independently connected electrodes based on one or more user input parameters and a plurality of predetermined sensitivity values; wherein the sensitivity values correspond to process perturbations resulting from perturbations of the electrical power parameter for the given one of the independently connected electrodes.


For example, although the present invention is described in the context of electrochemical processing of the microelectronic workpiece, the teachings herein can also be extended to other types of microelectronic workpiece processing. In effect, the teachings herein can be extended to other microelectronic workpiece processing systems that have individually controlled processing elements that are responsive to control parameters and that have interdependent effects on a physical characteristic of the microelectronic workpiece that is processed using the elements. Such systems may employ sensitivity tables/matrices as set forth herein and use them in calculations with one or more input parameters sets to arrive at control parameter values that accurately result in the targeted physical characteristic of the microelectronic workpiece.



FIG. 1 is a process schematic diagram showing inputs and outputs of the optimizer. FIG. 1 shows that the optimizer 140 uses up to three sources of input: baseline currents 110, seed change 120, and thickness error 130. The baseline currents 110 are the anode currents used to plate the previous wafer or those utilized in a mathematical model of the chamber. The seed change 120 is the difference between the thickness of the seed layer of the incoming wafer 121 and the thickness of the seed layer of either the baseline incorporated in the mathematical model or the previous wafer actually plated 122. The seed change input 120 is said to be a source of feed-forward control in the optimizer, in that it incorporates information about the upcoming plating cycle, as it reflects the measurement the wafer to be plated in the upcoming plating cycle. Thickness error 130 is the difference in thickness between either the previous plated wafer 132 or the baseline thickness incorporated in the mathematical model and the target thickness profile 131 specified for the upcoming plating cycle. The thickness error 130 is said to be a source of feedback control, because it incorporates information from an earlier plating cycle, that is, the thickness of the wafer plated in the previous plating cycle.



FIG. 1 further shows that the optimizer outputs new currents 150 for the -upcoming plating cycle in amp-minutes units. The new currents output is combined with a current wave form 161 to convert its units from amp-minutes to amps 160. The new currents in amps 160 is used by the plating process to plate a wafer in the next plating cycle. The wafer so plated is then subjected to post-plating metrology to measure its plated thickness 132.


While the optimizer is shown as receiving inputs and producing outputs at various points in the processing of these values, it will be understood by those in the art that the optimizer may be variously defined to include or exclude aspects of such processing. For example, while FIG. 1 shows the generation of seed change from baseline wafer seed thickness and seed layer thickness outside the optimizer, it is contemplated that such generation may alternatively be performed within the optimizer.



FIG. 2 is a process schematic diagram showing a branch correction system utilized by some embodiments of the optimizer. The branched adjustment system utilizes two independently-engageable correction adjustments, a feedback adjustment (220, 240, 271) due to thickness errors and a feed forward adjustment (230, 240, 272) due to incoming seed layer thickness variation. When the anode currents produce an acceptable uniformity, the feedback loop may be disengaged from the transformation of baseline currents 210 to new currents 250. The feed forward compensation may be disengaged in situations where the seed layer variations are not expected to affect thickness uniformity. For example, after the first wafer of a similar batch is corrected for, the feed-forward compensation may be disengaged and the corrections may be applied to each sequential wafer in the batch.


During chamber setup, chamber-to-chamber current adjustments are made that compensate for chamber-to-chamber manufacturing tolerances, setup, power supply, etc. First, a recipe is defined that contains nominal current settings specifically designed to standardize the chamber setup is used. The seed layer of a wafer is measured and then processed using the standard recipe. The outgoing plated wafer is then measured, providing the optimizer with the necessary data to compute chamber specific corrections. The process iterates until the results are within some tolerance. This procedure is then repeated for each plating chamber. A comparison of the final currents between all chambers and the standard recipe currents then yields an offset table for each chamber.


During production runs, the seed layer of the incoming wafer is measured and the optimizer is used to calculate the correction for that seed layer relative to a set of baseline currents. The chamber specific correction is automatically applied to the process. The feedback loop may be omitted in this case if all wafers are not measured after plating. Consequently, when a wafer is being processed, the recipe will be adjusted for the seed layer correction and the chamber specific correction.



FIG. 3 is schematic block diagram of an electrochemical processing system constructed in accordance with one embodiment of the optimizer. FIG. 3 shows a reactor assembly 20 for electrochemically processing a microelectronic workpiece 25, such as a semiconductor wafer, that can be used in connection with the present invention. Generally stated, an embodiment of the reactor assembly 20 includes a reactor head 30 and a corresponding reactor base or container shown generally at 35. The reactor base 35 can be a bowl and cup assembly for containing a flow of an electrochemical processing solution. The reactor 20 of FIG. 3 can be used to implement a variety of electrochemical processing operations such as electroplating, electropolishing, anodization, etc., as well as to implement a wide variety of other material deposition techniques. For purposes of the following discussion, aspects of the specific embodiment set forth herein will be described, without limitation, in the context of an electroplating process.


The reactor head 30 of the reactor assembly 20 can include a stationary assembly (not shown) and a rotor assembly (not shown). The rotor assembly may be 5 configured to receive and carry an associated microelectronic workpiece 25, position the microelectronic workpiece in a process-side down orientation within reactor container 35, and to rotate or spin the workpiece. The reactor head 30 can also include one or more contacts 85 (shown schematically) that provide electroplating power to the surface of the microelectronic workpiece. In the illustrated embodiment, the contacts 85 are configured lo to contact a seed layer or other conductive material that is to be plated on the plating surface microelectronic workpiece 25. It will be recognized, however, that the contacts 85 can engage either the front side or the backside of the workpiece depending upon the appropriate conductive path between the contacts and the area that is to be plated. Suitable reactor heads 30 with contacts 85 are disclosed in U.S. Pat. No. 6,080,291 and U.S. application Ser. Nos. 09/386,803; 09/386,610; 09/386,197; 09/717,927; and 09/823,948, all of which are expressly incorporated herein in their entirety by reference.


The reactor head 30 can be carried by a lift/rotate apparatus that rotates the reactor head 30 from an upwardly-facing orientation in which it can receive the microelectronic workpiece to a downwardly facing orientation in which the plating surface of the microelectronic workpiece can contact the electroplating solution in reactor base 35. The lift/rotate apparatus can bring the workpiece 25 into contact with the electroplating solution either coplanar or at a given angle. A robotic system, which can include an end effector, is typically employed for loading/unloading the microelectronic workpiece 25 on the head 30. It will be recognized that other reactor assembly configurations may be used with the inventive aspects of the disclosed reactor chamber, the foregoing being merely illustrative.


The reactor base 35 can include an outer overflow container 37 and an interior processing container 39. A flow of electroplating fluid flows into the processing container 39 through an inlet 42 (arrow I). The electroplating fluid flows through the 30 interior of the processing container 39 and overflows a weir 44 at the top of processing container 39 (arrow F). The fluid overflowing the weir 44 then passes through an overflow container 37 and exits the reactor 20 through an outlet 46 (arrow O). The fluid exiting the outlet 46 may be directed to a recirculation system, chemical replenishment system, disposal system, etc.


The reactor 30 also includes an electrode in the processing container 39 to contact the electrochemical processing fluid (e.g., the electroplating fluid) as it flows through the reactor 30. In the embodiment of FIG. 3, the reactor 30 includes an electrode assembly 50 having a base member 52 through which a plurality of fluid flow apertures 54 extend. The fluid flow apertures 54 assist in disbursing the electroplating fluid flow entering inlet 42 so that the flow of electroplating fluid at the surface of microelectronic workpiece 25 is less localized and has a desired radial distribution. The electrode assembly 50 also includes an electrode array 56 that can comprise a plurality of individual electrodes 58 supported by the base member 52. The electrode array 56 can have several configurations, including those in which electrodes are disposed at different distances from the microelectronic workpiece. The particular physical configuration that is utilized in a given reactor can depend on the particular type and shape of the microelectronic workpiece 25. In the illustrated embodiment, the microelectronic workpiece 25 is a disk-shaped semiconductor wafer. Accordingly, the present inventors have found that the individual electrodes 58 may be formed as rings of different diameters and that they may be arranged concentrically in alignment with the center of microelectronic workpiece 25. It will be recognized, however, that grid arrays or other electrode array configurations may also be employed without departing from the scope of the present invention. One suitable configuration of the reactor base 35 and electrode array 56 is disclosed in U.S. Ser. No. 09/804,696, filed Mar. 12, 2001, while another suitable configuration is disclosed in U.S. Ser. No. 09/804,697, filed Mar. 12, 2001, both of which are hereby incorporated by reference.


When the reactor 20 electroplates at least one surface of microelectronic workpiece 25, the plating surface of the workpiece 25 functions as a cathode in the electrochemical reaction and the electrode array 56 functions as an anode. To this end, the plating surface of workpiece 25 is connected to a negative potential terminal of a power supply 60 through contacts 85 and the individual electrodes 58 of the electrode array 56 are connected to positive potential terminals of the supply 60. In the illustrated embodiment, each of the individual electrodes 58 is connected to a discrete terminal of the supply 60 so that the supply 60 may individually set and/or alter one or more electrical parameters, such as the current flow, associated with each of the individual electrodes 58. As such, each of the individual electrodes 58 of FIG. 3 is an individually controllable electrode. It will be recognized, however, that one or more of the individual electrodes 58 of the electrode array 56 may be connected to a common node/terminal of the power supply 60. In such instances, the power supply 60 will alter the one or more electrical parameters of the commonly connected electrodes 58 concurrently, as opposed to individually, thereby effectively making the commonly connected electrodes 58 a single, individually controllable electrode. As such, individually controllable electrodes lo can be physically distinct electrodes that are connected to discrete terminals of power supply 60 as well as physically distinct electrodes that are commonly connected to a single discrete terminal of power supply 60. The electrode array 56 preferably comprises at least two individually controllable electrodes.


The electrode array 56 and the power supply 60 facilitate localized control of the electrical parameters used to electrochemically process the microelectronic workpiece 25. This localized control of the electrical parameters can be used to enhance the uniformity of the electrochemical processing across the surface of the microelectronic workpiece when compared to a single electrode system. Unfortunately, determining the electrical parameters for each of the electrodes 58 in the array 56 to achieve the desired process uniformity can be difficult. The optimizer, however, simplifies and substantially automates the determination of the electrical parameters associated with each of the individually controllable electrodes. In particular, the optimizer determines a plurality of sensitivity values, either experimentally or through numerical simulation, and subsequently uses the sensitivity values to adjust the electrical parameters associated with each of the individually controllable electrodes. The sensitivity values may be placed in a table or may be in the form of a Jacobian matrix. This table/matrix holds information corresponding to process parameter changes (i.e., thickness of the electroplated film) at various points on the workpiece 25 due to electrical parameter perturbations (i.e., electrical current changes) to each of the individually controllable electrodes. This table/matrix is derived from data from a baseline workpiece plus data from separate runs with a perturbation of a controllable electrical parameter to each of the individually controllable electrode.


The optimizer typically executes in a control system 65 that is connected to the power supply 60 in order to supply current values for a plating cycle. The control system 65 can take a variety of forms, including general- or special-purpose computer systems, either integrated into the manufacturing tool containing the reaction chamber or separate from the manufacturing tool. The control system may be communicatively connected to the power supply 60, or may output current values that are in turn manually inputted to the power supply. Where the control system is connected to the power supply by a network, other computer systems and similar devices may intervene between the control system and the power supply. In many embodiments, the control system contains such components as one or more processors, a primary memory for storing programs and data, a persistent memory for persistently storing programs and data, input/output devices, and a computer-readable medium drive, such as a CD-ROM drive or a DVD drive.


Once the values for the sensitivity table/matrix have been determined, the values may be stored in and used by control system 65 to control one or more of the electrical parameters that power supply 60 uses in connection with each of the individually controllable electrodes 58. FIG. 4 is a flow diagram illustrating one manner in which the sensitivity table/matrix may be used to calculate an electrical parameter (i.e., current) for each of the individually controllable electrodes 58 that may be used to meet a target process parameter (i.e., target thickness of the electroplated film).


In the process of FIG. 4, control system 65 utilizes two sets of input parameters along with the sensitivity table/matrix to calculate the required electrical parameters. A first set of input parameters corresponds to the data derived from a test run of the process while using a known, predetermined set of electrical parameters, as shown at step 70. For example, a test run can be performed by subjecting a microelectronic workpiece 25 to an electroplating process in which the current provided to each of the individually controllable electrodes 58 is fixed at a predetermined magnitude for a given period of time.


After the test run is complete, the physical characteristics (i.e., thickness of the electroplated film) of the test workpiece are measured, as at step 72, and compared against a second set of input parameters at step 74. In the illustrated embodiment of the method, the second set of input parameters corresponds to the target physical characteristics of the microelectronic workpiece that are to be ultimately achieved by the process (i.e., the thickness of the electroplated film). Notably, the target physical characteristics can either be uniform over the surface of the microelectronic workpiece 25 or vary over the surface. For example, in the illustrated embodiment, the thickness of an electroplated film on the surface of the microelectronic workpiece 25 can be used as the target physical characteristic, and the user may expressly specify the target thicknesses at various radial distances from the center of the workpiece, a grid relative to the workpiece, or other reference systems relative to fiducials on the workpiece.


The first and second set of input parameters are used at step 74 to generate a set of process error values. To ensure the integrity of the data obtained during the test run, the process error values may be checked at step 76 to make sure that the values fall within a predetermined range, tolerance, etc. If the process error values do not pass this test, a further test run on a further test workpiece may be executed using a different predetermined electrical parameter set, as at step 78, and the method begins again. If the process error values satisfy the test at step 76, the control system 65 derives a new electrical parameter set based on calculations including the set of process error values and the values of the sensitivity table/matrix, as at step 80. Once the new electrical parameter set is derived, the control system 65 directs power supply 60 to use the derived electrical parameters in processing the next microelectronic workpiece, as at step 82. Then, in step 404, the optimizer measures physical characteristics of the test workpiece in a manner similar to step 72. In step 406, the optimizer compares the characteristics measured in step 404 with a set of target characteristics to generate a set of process error values. The set of target characteristics may be the same set of target characteristics as used in step 74, or may be a different set of target characteristics. In step 408, if the error values 25 generated in step 406 are within a predetermined range, then the optimizer continues in step 410, else the facility continues in 80. In step 80, the optimizer derives a new electrical parameter set. In step 410, the optimizer uses the newest electrical parameter derived in step 80 in processing subsequent microelectronic workpieces.


With reference again to FIG. 3, the first and second set of input 30 parameters may be provided to the control system 65 by a user interface 84 and/or a metrics tool 86. The user interface 84 can include a keyboard, a touch-sensitive screen, a voice recognition system, and/or other input devices. The metrics tool 86 may be an automated tool that is used to measure the physical characteristics of the test workpiece after the test run, such as a metrology station. When both a user interface 84 and a metrics tool 86 are employed, the user interface 84 may be used to input the target physical characteristics that are to be achieved by the process while metrics tool 86 may be used to directly communicate the measured physical characteristics of the test workpiece to the control system 65. In the absence of a metrics tool that can communicate with control system 65, the measured physical characteristics of the test workpiece can be provided to control system 65 through the user interface 84, or by removable data storage media, such as a floppy disk. It will be recognized that the foregoing are only examples of suitable data communications devices and that other data communications devices may be used to provide the first and second set of input parameters to control system 65.


The optimizer can further be understood with reference to a specific embodiment in which the electrochemical process is electroplating, the thickness of the electroplated film is the target physical parameter, and the current provided to each of the individually controlled electrodes 58 is the electrical parameter that is to be controlled to achieve the target film thickness. In accordance with this specific embodiment, a Jacobian sensitivity matrix is first derived from experimental or numerically simulated data. FIG. 5 is a graph of the Jacobian sensitivity matrix data. In particular, FIG. 5 is a graph of a sample change in electroplated film thickness per change in current-time as a function of radial position on the microelectronic workpiece 25 for each of the individually controlled anodes A1–A4 shown in FIG. 3. A first baseline workpiece is electroplated for a predetermined period of time using a predetermined set of current values to individually controlled anodes A1–A4. The thickness of the resulting electroplated film is then measured as a function of the radial position on the workpiece. These data points are then used as baseline measurements that are compared to the data acquired as the current to each of the anodes A1–A4 is perturbated. Line 90 is a plot of the data points associated with a perturbation in the current provided by power supply 60 to anode Al with the current to the remaining anodes A2–A4 held at their constant predetermined values. Line 92 is a plot of the data points associated with a perturbation in the current provided by power supply 60 to anode A2 with the current to the remaining anodes A1 and A3–A4 held at their constant predetermined values. Line 94 is a plot of the data points associated with a perturbation in the current provided by power supply 60 to anode A3 with the current to the remaining anodes A1–A2 and A4 held at their constant predetermined values. Lastly, line 96 is a plot of the data points associated with a perturbation in the current provided by power supply 60 to anode A4 with the current to the remaining anodes A1–A3 held at their constant predetermined values.



FIG. 5 shows the growth of an electroplated film versus the radial position across the surface of a microelectronic workpiece for each of the anodes A1–A4. In this illustration, curve 90 corresponds to anode A1 and the remaining curves correspond to anodes A2–A4 proceeding from the interior most anode to the outermost anode. As can be seen from this graph, anode A1, being effectively at the largest distance from the surface of the workpiece, has an effect over a substantial radial portion of the workpiece. In contrast, the remaining anodes have substantially more localized effects at the radial positions corresponding to the peaks of the graph of FIG. 5. Anodes A1–A4 may be consumable, but they are generally inert and formed from platinized titanium or some other inert conductive material.


In order to predict change in the thickness as a function of a change in current, a Jacobian sensitivity matrix is generated numerically using a computational model of the plating chamber. The modeled data includes a baseline film thickness profile and as many perturbation curves as anodes, where each perturbation curve involves adding roughly 0.05 amps to one specific anode. The Jacobian is a matrix of partial derivatives, representing the change in thickness in microns over the change in current in amp minutes. Specifically, the Jacobian is an m×n matrix where m, the number of rows, is equal to the number of data points in the modeled data and n, the number of columns, is equal to the number of anodes on the reactor. Typically, the value of m is relatively large (>100) due to the computational mesh chosen for the model of the chamber. The components of the matrix are calculated by taking the quotient of the difference in thickness due to the perturbed anode and the current change in amp-minutes, which is the product of the current change in amps and the run time in minutes.


For simplicity, the number of rows is reduced to the number of radial test points within a standard contour map (4 for 200 mm and 6 for 300 mm) plus one, where the extra point is added to better the 3 sigma uniformity for all the points (i.e., to better the diameter scan). A trial and error method is used for the precise location of this point, which is defined to be between the two outermost radial points in the standard map.


A specific map may be designed for the metrology station, which will measure the appropriate points on the wafer corresponding with the radial positions necessary for the optimizer operation.


The data for the Jacobian parameters shown in FIG. 5 may be computed using the following equations:

Jij=tiAMjti(AM+ɛj)-ti(AM)ɛjEquation  (A1)t(AM)=e'e1(AM)t2(AM)tm(AM)uuEquation  (A2)AM=[AM1AM2xxAMn]Equation(A3)ɛ1=[ΔAM100]ɛ2=[0ΔAM200]ɛn=[00ΔAMn]Equation(A4)


where:


t represents thickness [microns];


AM represents current [amp-minutes];


ε represents perturbation [amp-minutes];


i is an integer corresponding to a radial position on the workpiece;


j is an integer representing a particular anode;


m is an integer corresponding to the total number of radial positions on the workpiece; and


n is an integer representing the total number of individually-controllable anodes.


The Jacobian sensitivity matrix, set forth below as Equation (A5), is an index of the Jacobian values computed using Equations (A1)–(A4). The Jacobian matrix may be generated either using a simulation of the operation of the deposition chamber based upon a numerical model of the deposition chamber, or using experimental data derived from the plating of one or more test wafers. Construction of such a numerical model, as well as its use to simulate operation of the modeled deposition chamber, is discussed in detail in G. Ritter, P. McHugh, G. Wilson and T. Ritzdorf, “Two- and three-dimensional numerical modeling of copper electroplating for advanced ULSI metallization,” Solid State Electronics, volume 44, issue 5, pp. 797–807 (May 2000), available from http://www.elsevier.nl/gej-ng/10/30/25/29/28/27/article.pdf, also available from htttp://journals.ohiolink.edu/pdflinks/01040215463800982.pdf.
J=0.1929820.0715700.0309130.0178110.1484480.0848240.0396500.0222640.0661260.0874750.0766120.0470730.0371120.0576540.0907250.0922390.0296890.0457250.0739240.138040Equation  (A5)


The values in the Jacobian matrix are also presented as highlighted data points in the graph of FIG. 5. These values correspond to the radial positions on the surface of a semiconductor wafer that are typically chosen for measurement. Once the values for the Jacobian sensitivity matrix have been derived, they may be stored in control system 65 for further use.


Table 1 below sets forth exemplary data corresponding to a test run in which a 200 mm wafer is plated with copper in a multiple anode system using a nominally 2000 Å thick initial copper seed-layer. Identical currents of 1.12 Amps (for 3 minutes) were provided to all four anodes A1–A4. The resulting thickness at five radial locations was then measured and is recorded in the second column of Table 1. The 3 sigma uniformity of the wafer is 9.4% using a 49 point contour map. Target thickness were then provided and are set forth in column 3 of Table 1. In this example, because a flat coating is desired, the target thickness is the same at each radial position. The thickness errors (processed errors) between the plated film and the target thickness were then calculated and are provided in the last column of Table 1. These calculated thickness errors are used by the optimizer as a source of feedback control.









TABLE 1







DATA FROM WAFER PLATED WITH 1.12 AMPS TO


EACH ANODE.












Radial
Measured
Target




Location
Thickness
Thickness
Error



(m)
(microns)
(microns)
(microns)
















0
1.1081
1.0291
−0.0790 



0.032
1.0778
1.0291
−0.0487 



0.063
1.0226
1.0291
0.0065



0.081
1.0169
1.0291
0.0122



0.098
 0.09987
1.0291
0.0304










The Jacobian sensitivity matrix may then be used along with the thickness error values to provide a revised set of anode current values that should yield better film uniformity. The equations summarizing this approach are set forth below:

ΔAM=J−1Δt

(for a square system in which the number of measured radial positions corresponds to the number of individually controlled anodes in the system); and

ΔAM=(JTJ)−1JTΔt

(for a non-square system in which the number of measured radial positions is different than the number of individually controlled anodes in the system).


Table 2 shows the foregoing equations as applied to the given data set and the corresponding current changes that have been derived from the equations to meet the target thickness at each radial location (best least square fit). Such application of the equations, and construction of the Jacobian matrix is in some embodiments performed using a spreadsheet application program, such as Microsoft Excel®, in connection with specialized macro programs. In other embodiments, different approaches are used in constructing the Jacobian matrix and applying the above equations.


The wafer uniformity obtained with the currents in the last column of Table 2was 1.7% (compared to 9.4% for the test run wafer). This procedure can be repeated again to try to further improve the uniformity. In this example, the differences between the seed layers were ignored.









TABLE 2







CURRENT ADJUSTMENT














Change to





Anode
Anode
Anode




Currents for
Currents
Currents for



Anode #
Run #1 (Amps)
(Amps)
Run #2 (Amps)







1
1.12
−0.21 
0.91



2
1.12
0.20
1.32



3
1.12
−0.09 
1.03



4
1.12
0.10
1.22










Once the corrected values for the anode currents have been calculated, control system 65 of FIG. 3 directs power supply 60 to provide the corrected current to the respective A1–A4 during subsequent processes to meet the target film thickness and uniformity.


In some instances, it may be desirable to iteratively apply the foregoing equations to arrive at a set of current change values (the values shown in column 3 of Table 2)that add up to zero. For example, doing so enables the total plating charge—and therefore the total mass of plated material—to be held constant without having to vary the recipe time.


The Jacobian sensitivity matrix in the foregoing example quantifies the system respond to anode current changes about a baseline condition. Ideally, a different matrix may be employed if the processing conditions vary significantly from the baseline. The system parameters that may influence the sensitivity values of the sensitivity matrix is quite large. Such system parameters include the seed layer thickness, the electrolyte conductivity, the metal being plated, the film thickness, the plating rate, the contact ring geometry, the wafer position relative to the chamber, and the anode shape/current distribution. Anode shape/current distribution is included to accommodate chamber designs where changes in the shape of consumable anodes over time affect plating characteristics of the chamber. Changes to all of these items can change the current density across the wafer for a given set of anode currents and, as a result, can change the response of the system to changes in the anode currents. It is expected, however, that small changes to many of these parameters will not require the calculation of a new sensitivity matrix. Nevertheless, a plurality of sensitivity tables/matrices may be derived for different processing conditions and stored in control system 65. Which of the sensitivity tables/matrices is to be used by the control system 65 can be entered manually by a user, or can be set automatically depending on measurements taken by certain sensors or the like (i.e., temperature sensors, chemical analysis units, etc.) that indicate the existence of one or more particular processing conditions.


The optimizer may also be used to compensate for differences and non-uniformities of the initial seed layer of the microelectronic workpiece. Generally stated, a blanket seed layer can affect the uniformity of a plated film in two ways:


1. If the seed layer non-uniformity changes, this non-uniformity is added to the final film. For example, if the seed layer is 100 Å thinner at the outer edge than expected, the final film thickness may also be 100 Å thinner at the outer edge.


2. If the average seed-layer thickness changes significantly, the resistance of the seed-layer will change resulting in a modified current density distribution across the wafer and altered film uniformity. For example, if the seed layer decreases from 2000Å to 1000Å, the final film will not only be thinner (because the initial film is thinner) but it will also be relatively thicker at the outer edge due to the higher resistivity of the 1000Å seed-layer compared to the 2000 Å seed-layer (assuming an edge contact).


The optimizer can be used to compensate for such seed-layer deviations, thereby utilizing seed-layer thicknesses as a source of feed-forward control. In the first case above, the changes in seed-layer uniformity may be handled in the same manner that errors between target thickness and measured thickness are handled. A pre-measurement of the wafer quantifies changes in the seed-layer thickness at the various radial measurement locations and these changes (errors) are figured into the current adjustment calculations. Using this approach, excellent uniformity results can be obtained on the new seed layer, even on the first attempt at electroplating.


In the second case noted above, an update of or selection of another stored sensitivity/Jacobian matrix can be used to account for a significantly different resistance of the seed-layer. A simple method to adjust for the new seed layer thickness is to plate a film onto the new seed layer using the same currents used in plating a film on the previous seed layer. The thickness errors measured from this wafer can be used with a sensitivity matrix appropriate for the new seed-layer to adjust the currents.


The optimizer may also be used to compensate for reactor-to-reactor variations in a multiple reactor system, such as the LT-210C™ available from Semitool, Inc., of Kalispell, Mont. In such a system, there is a possibility that the anode currents required to plate a specified film might be different on one reactor when compared to another. Some possible sources for such differences include variations in the wafer position due to tolerances in the lift-rotate mechanism, variations in the current provided to each anode due to power supply manufacturing tolerances, variations in the chamber geometry due to manufacturing tolerances, variations in the plating solution, etc.


In a single anode system, the reactor-to-reactor variation is typically reduced either by reducing hardware manufacturing tolerances or by making slight hardware modifications to each reactor to compensate for reactor variations. In a multiple anode reactor constructed in accordance with the teachings of the present invention, reactor-to-reactor variations can be reduced/eliminated by running slightly different current sets in each reactor. As long as the reactor variations do not fundamentally change the system response (i.e., the sensitivity matrix), the self-tuning scheme disclosed herein is expected to find anode currents that meet film thickness targets. Reactor-to-reactor variations can be quantified by comparing differences in the final anode currents for each chamber. These differences can be saved in one or more offset tables in the control system 65 so that the same recipe may be utilized in each reactor. In addition, these offset tables may be used to increase the efficiency of entering 30 new processing recipes into the control system 65. Furthermore, these findings can be used to trouble-shoot reactor set up. For example, if the values in the offset table are over a particular threshold, the deviation may indicate a hardware deficiency that needs to be corrected.


To further illuminate the operation of the optimizer, a second test run is described.


The optimization process begins with a baseline current set or standard recipe currents. A wafer must be pre-read for seed layer thickness data, and then plated using the indicated currents. After plating, the wafer is re-measured for the final thickness values. The following wafer must also be pre-read for seed layer thickness data. Various points at the standard five radial positions (0 mm, 31.83 mm, 63.67 mm, 80 mm, 95.5 mm) are typically measured and averaged for each wafer reading.


The thickness data from the previous wafer, and the new wafer seed layer, in addition to the anode currents, are entered into the input page of the optimizer. The user may also elect to input a thickness specification, or chose to modify the plating thickness by adjusting the total current in amp-minutes. After all the data is correctly inputted, the user activates the optimizer. In response, the optimizer predicts thickness changes and calculates new currents.


The new wafer is then plated with the adjusted anode currents and then measured. A second modification may be required if the thickness profile is not satisfactory.


Using a single iteration, the optimizer can predict the currents for the computational model to produce a uniform wafer, whereas two or three iterations are necessary for the lab to achieve an acceptable profile. Good symmetry is one factor for the optimization procedure because the optimizer is assuming the wafer has a constant thickness at a given radial position. Usually, the more symmetric the previous wafer is, the fewer number of iterations are necessary to accomplish the acceptable uniformity. Ensuring good contact on the wafer during plating improves the possibility of achieving adequate symmetry.


When a further iteration is required, the optimization is continued. As before, the post- plated wafer is measured for thickness values, and another wafer is pre-read for a new seed set of seed layer thickness values. Then, the following quantities are entered on the input page:


1. plated wafer thickness,


2. anode currents,


3. plated wafer seed layer thickness, and

    • 4. new wafer seed layer thickness


The recipe time and thickness profile specification should be consistent with the previous iteration. The program is now ready to be run again to provide a new set of anode currents for the next plating attempt.


After plating with the new currents, the processed wafer is measured and if the uniformity is still not acceptable, the procedure may be continued with another iteration. The standard value determining the uniformity of a wafer is the 3-σ, which is the standard deviation of the measured points relative to the mean and multiplied by three. Usually a forty-nine point map is used with measurements at the radial positions of approximately 0 mm, 32 mm, 64 mm, and 95 mm to test for uniformity.


The above procedure will be demonstrated using a multi-iteration example. Wafer #3934 is the first plated wafer using a set of standard anode currents: 0.557/0.818/1.039/0.786 (anode1/ anode2/ anode3/ anode4 in amps) with a recipe time of 2.33 minutes (140 seconds). Before plating, the wafer is pre-read for seed layer data. These thickness values, in microns, from the center to the outer edge, are shown in Table 3:









TABLE 3







SEED LAYER THICKNESS VALUES FOR WAFER #3934










Radius (mm)
Thickness (μm)














0.00
0.130207



31.83
0.13108



63.67
0.131882



80.00
0.129958



95.50
0.127886










The wafer is then sent to the plating chamber, and then re-measured after being processed. The resulting thickness values (in microns) for the post-plated wafer #3934 are shown in Table 4:









TABLE 4







THICKNESS VALUES FOR POST-PLATED WAFER #3934










Radius (mm)
Thickness (μm)







 0.00
0.615938



31.83
0.617442



63.67
0.626134



80.00
0.626202



95.50
0.628257










The 3-σ for the plated wafer is calculated to be 2.67% over a range of 230.4 Angstroms. Since the currents are already producing a wafer below 3%, any adjustments are going to be minor. The subsequent wafer has to be pre-read for seed layer values in order to compensate for any seed layer differences. Wafer #4004 is measured and the thickness values in microns are shown in Table 5:









TABLE 5







SEED LAYER THICKNESS VALUES FOR WAFER #4004










Radius (mm)
Thickness (μm)







 0.00
0.130308



31.83
0.131178



63.67
0.132068



80.00
0.13079 



95.50
0.130314










For this optimization run, there is no thickness profile specification, or overall thickness adjustment. All of the preceding data is inputted into the optimizer, and the optimizer is activated to generate a new set of currents. These currents will be used to plate the next wafer. FIG. 6 is a spreadsheet diagram showing the new current outputs calculated from the inputs for the first optimization run. It can be seen that the input values 601 have generated output 602, including a new current set. The optimizer has also predicted the absolute end changed thicknesses 603 that this new current set will produce.


The new anode currents are sent to the process recipe and run in the plating chamber. The run time and total currents (amp-minutes) remain constant, and the current density on the wafer is unchanged. The new seed layer data from this run for wafer #4004 will become the old seed layer data for the next iteration.


The thickness (microns) resulting from the adjusted currents plated on wafer #4004 are shown in Table 6:









TABLE 6







THICKNESS VALUES FOR POST-PLATED WAFER #4004










Radius (mm)
Thickness (μm)







 0.00
0.624351



31.83
0.621553



63.67
0.622704



80.00
0.62076 



95.50
0.618746










The post-plated wafer has a 3-σ of 2.117% over a range of 248.6 Angstroms. To do another iteration, a new seed layer measurement is required, unless notified that the batch of wafers has equivalent seed layers. Wafer # 4220 is pre-measured and the thickness values in microns are shown in Table 7:









TABLE 7







SEED LAYER THICKNESS VALUES FOR WAFER #4220










Radius (mm)
Thickness (μm)







 0.00
0.127869



31.83
0.129744



63.67
0.133403



80.00
0.134055



95.50
 0.1335560










Again, all of the new data is inputted into the optimizer, along with the currents used to plate the new wafer and the thickness of the plated wafer's seed. The optimizer automatically transfers the new currents into the old currents among the inputs. The optimizer is then activated to generate a new set of currents. FIG. 7 is a spreadsheet diagram showing the new current outputs calculated from the inputs for the second optimization run. It can be seen that, from input value 701, the optimizer has produced output 702 including a new current set. It can further be seen that that the facility has predicted absolute and changed thicknesses 703 that will be produced using the new currents.


The corrected anode currents are again sent to the recipe and applied to the plating process. The 2nd adjustments on the anode currents produce the thickness values in microns shown in Table 8:









TABLE 8







THICKNESS VALUES FOR POST-PLATED WAFER #4220










Radius (mm)
Thickness (μm)







 0.00
0.624165



31.83
0.622783



63.67
0.626911



80.00
0.627005



95.50
0.623823










The 3-σ for wafer #4220 is 1.97% over a range of 213.6 Angstroms. The procedure may continue to better the uniformity, but the for the purpose of this explanation, a 3-σ below 2% is acceptable.


Numerous modifications may be made to the described optimizer without departing from the basic teachings thereof. For example, although the present invention is described in the context of electrochemical processing of the microelectronic workpiece, the teachings herein can also be extended to other types of microelectronic workpiece processing, including various kinds of material deposition processes. For example, the optimizer may be used to control electrophoretic deposition of material, chemical or physical vapor deposition, etc. In effect, the teachings herein can be extended to other microelectronic workpiece processing systems that have individually controlled processing elements that are responsive to control parameters and that have interdependent effects on a physical characteristic of the microelectronic workpiece that is processed using the elements. Such systems may employ sensitivity tables/matrices as set forth herein and use them in calculations with one or more input parameters sets to arrive at control parameter values that accurately result in the targeted physical characteristic of the microelectronic workpiece. Although the present invention has been described in substantial detail with reference to one or more specific embodiments, those of skill in the art will recognize that changes may be made thereto without departing from the scope and spirit of the invention as set forth herein.

Claims
  • 1. A method in a computing system for automatically configuring parameters controlling operation of an electrochemical deposition chamber to deposit material on each of a sequence of workpieces to improve conformity with a specified deposition pattern, comprising: for each of the sequence of workpieces, measuring thicknesses of the workpiece before material is deposited on the workpiece;for each of the sequence of workpieces, measuring thicknesses of the workpiece after material is deposited on the workpiece; andfor each of the sequence of workpieces, configuring the parameters for depositing material on the workpiece based on the specified deposition pattern, the measured thickness of the current workpiece before material is deposited on the current workpiece, the measured thickness of the previous workpiece in the sequence before material is deposited on the previous workpiece, the parameters used for depositing material on the previous workpiece, and the measured thicknesses of the previous workpiece after material is deposited on the previous workpiece.
  • 2. The method of claim 1 wherein the specified deposition pattern is a flat deposition pattern.
  • 3. The method of claim 1 wherein the specified deposition pattern is a concave deposition pattern.
  • 4. The method of claim 1 wherein the specified deposition pattern is a convex deposition pattern.
  • 5. The method of claim 1 wherein the specified deposition pattern is an arbitrary radial profile.
  • 6. The method of claim 1 wherein the specified deposition pattern is an arbitrary profile.
  • 7. The method of claim 1, further comprising, for a second deposition chamber: retrieving a set of offset values characterizing differences between the electrochemical deposition chamber and the second electrochemical deposition chamber;modifying the parameters most recently configured for the electrochemical deposition chamber in accordance with the retrieved set of offset values to obtain a parameters for the second electrochemical deposition chamber; andconfiguring the second electrochemical deposition chamber with the obtained parameters for the second electrochemical deposition chamber.
  • 8. An apparatus for automatically configuring parameters controlling operation of an electrochemical deposition chamber to deposit material on each of a sequence of workpieces to improve conformity with a specified deposition pattern, comprising: a pre-deposition measuring subsystem that measures thicknesses of each of the sequence of workpieces before material is deposited on the workpiece;a post-deposition measuring subsystem that measures thicknesses of each of the sequence of workpieces after material is deposited on the workpiece; anda parameter configuration subsystem that configures the parameters for depositing material on each of the sequence of workpieces based on the specified deposition pattern, the measured thickness of the current workpiece before material is deposited on the current workpiece, the measured thickness of the previous workpiece in the sequence before material is deposited on the previous workpiece, the parameters used for depositing material on the previous workpiece, and the measured thicknesses of the previous workpiece after material is deposited on the previous workpiece.
  • 9. One or more computer memories collectively containing a data structure for controlling an electrochemical deposition process, comprising a set of parameter values used in the electrochemical deposition process, the parameters having been generated by adjusting an earlier-used set of parameters to resolve differences between measurements of a workpiece deposited using the earlier-used set of parameters and a target deposition profile specified for the electrochemical deposition process,
  • 10. The computer memories of claim 9 wherein the electrochemical deposition process utilizes a plurality of electrodes, and wherein each parameter value of the set is an amount of current to be delivered through one of the plurality of electrodes.
  • 11. One or more computer memories collectively containing a deposition chamber offset data structure, comprising a set of values indicating how to adjust a first parameter set used to obtain acceptable deposition results in a first deposition chamber to produce a second parameter set usable to obtain acceptable deposition results in a second deposition chamber.
CROSS-REFERENCES TO RELATED APPLICATIONS

The present application claims the benefit of U.S. Provisional Patent Application No. 60/206,663, filed May 24, 2000, and is a continuation-in-part of International Patent Application No. PCT/US00/10120, filed Apr. 13, 2000, designating the United States and claiming the benefit of U.S. Provisional Patent Application Nos. 60/182,160, filed Feb. 14, 2000; 60/143,769, filed Jul. 12, 1999; and 60/129,055, filed Apr. 13, 1999, the disclosures of each of which are hereby expressly incorporated by reference in their entireties.

US Referenced Citations (362)
Number Name Date Kind
1526644 Pinney Feb 1925 A
1881713 Laukel Oct 1932 A
2256274 Boedecker et al. Sep 1941 A
3309263 Grobe Mar 1967 A
3616284 Bodmer et al. Oct 1971 A
3664933 Clauss May 1972 A
3706635 Kowalski Dec 1972 A
3706651 Leland Dec 1972 A
3716462 Jensen Feb 1973 A
3798003 Ensley et al. Mar 1974 A
3878066 Dettke et al. Apr 1975 A
3930963 Polichette et al. Jan 1976 A
3968885 Hassan et al. Jul 1976 A
4000046 Weaver Dec 1976 A
4022679 Koziol et al. May 1977 A
4030015 Herko et al. Jun 1977 A
4046105 Gomez Sep 1977 A
4072557 Schiel Feb 1978 A
4082638 Jumer Apr 1978 A
4113577 Ross et al. Sep 1978 A
4134802 Herr Jan 1979 A
4137867 Aigo Feb 1979 A
4165252 Gibbs Aug 1979 A
4170959 Aigo Oct 1979 A
4222834 Bacon et al. Sep 1980 A
4238310 Eckler et al. Dec 1980 A
4246088 Murphy et al. Jan 1981 A
4259166 Whitehurst Mar 1981 A
4287029 Shimamura Sep 1981 A
4304641 Grandia et al. Dec 1981 A
4323433 Loch Apr 1982 A
4341629 Uhlinger Jul 1982 A
4360410 Fletcher et al. Nov 1982 A
4378283 Seyffert Mar 1983 A
4384930 Eckles May 1983 A
4391694 Runsten Jul 1983 A
4422915 Wielonski et al. Dec 1983 A
4431361 Bayne Feb 1984 A
4437943 Beck Mar 1984 A
4440597 Wells et al. Apr 1984 A
4443117 Muramoto et al. Apr 1984 A
4449885 Hertel et al. May 1984 A
4451197 Lange May 1984 A
4463503 Applegate Aug 1984 A
4466864 Bacon Aug 1984 A
4469566 Wray Sep 1984 A
4475823 Stone Oct 1984 A
4480028 Kato et al. Oct 1984 A
4495153 Midorikawa Jan 1985 A
4495453 Inaba Jan 1985 A
4500394 Rizzo Feb 1985 A
4529480 Trokhan Jul 1985 A
4541895 Albert Sep 1985 A
4566847 Maeda Jan 1986 A
4576685 Goffredo et al. Mar 1986 A
4576689 Makkaev Mar 1986 A
4585539 Edson Apr 1986 A
4604177 Sivilotti Aug 1986 A
4604178 Fiegener Aug 1986 A
4634503 Nogavich Jan 1987 A
4639028 Olson Jan 1987 A
4648944 George et al. Mar 1987 A
4670126 Messer et al. Jun 1987 A
4685414 DiRico Aug 1987 A
4687552 Early et al. Aug 1987 A
4693017 Oehler et al. Sep 1987 A
4696729 Santini Sep 1987 A
4715934 Tamminen Dec 1987 A
4741624 Barroyer May 1988 A
4760671 Ward Aug 1988 A
4761214 Hinman Aug 1988 A
4770590 Hugues et al. Sep 1988 A
4781800 Goldman Nov 1988 A
4800818 Kawaguchi et al. Jan 1989 A
4828654 Reed May 1989 A
4849054 Klowak Jul 1989 A
4858539 Schumann Aug 1989 A
4864239 Casarcia et al. Sep 1989 A
4868992 Crafts et al. Sep 1989 A
4898647 Luce et al. Feb 1990 A
4902398 Homstad Feb 1990 A
4906341 Yamakawa Mar 1990 A
4913085 Vohringer et al. Apr 1990 A
4924890 Giles et al. May 1990 A
4944650 Matsumoto Jul 1990 A
4949671 Davis et al. Aug 1990 A
4951601 Maydan et al. Aug 1990 A
4959278 Shimauch Sep 1990 A
4962726 Matsushita et al. Oct 1990 A
4979464 Kunze-Concewitz et al. Dec 1990 A
4988533 Freeman et al. Jan 1991 A
5000827 Schuster Mar 1991 A
5024746 Stierman et al. Jun 1991 A
5026239 Chiba Jun 1991 A
5048589 Cook et al. Sep 1991 A
5054988 Shiraiwa Oct 1991 A
5055036 Asano et al. Oct 1991 A
5061144 Akimoto Oct 1991 A
5069548 Boehnlein Dec 1991 A
5078852 Yee Jan 1992 A
5083364 Olbrich et al. Jan 1992 A
5096550 Mayer Mar 1992 A
5110248 Asano et al. May 1992 A
5115430 Hahne May 1992 A
5125784 Asano Jun 1992 A
5128912 Hug et al. Jul 1992 A
5135636 Yee et al. Aug 1992 A
5138973 Davis et al. Aug 1992 A
5146136 Ogura Sep 1992 A
5151168 Gilton Sep 1992 A
5155336 Gronet et al. Oct 1992 A
5156174 Thompson Oct 1992 A
5156730 Bhatt Oct 1992 A
5168886 Thompson et al. Dec 1992 A
5168887 Thompson Dec 1992 A
5169408 Biggerstaff et al. Dec 1992 A
5172803 Lewin Dec 1992 A
5174045 Thompson et al. Dec 1992 A
5178512 Skrobak Jan 1993 A
5178639 Nishi Jan 1993 A
5180273 Salaya et al. Jan 1993 A
5183377 Becker et al. Feb 1993 A
5186594 Toshima et al. Feb 1993 A
5209817 Ahmad May 1993 A
5217586 Datta Jun 1993 A
5222310 Thompson Jun 1993 A
5227041 Brogden Jul 1993 A
5228232 Miles Jul 1993 A
5228966 Murata Jul 1993 A
5230371 Lee Jul 1993 A
5232511 Bergman Aug 1993 A
5235995 Bergman et al. Aug 1993 A
5238500 Bergman Aug 1993 A
5252137 Tateyama et al. Oct 1993 A
5252807 Chizinsky Oct 1993 A
5256262 Blomsterberg Oct 1993 A
5256274 Poris Oct 1993 A
5271953 Litteral Dec 1993 A
5271972 Kwok et al. Dec 1993 A
5301700 Kamikawa et al. Apr 1994 A
5302464 Nomura Apr 1994 A
5306895 Ushikoshi et al. Apr 1994 A
5314294 Taniguchi May 1994 A
5316642 Young May 1994 A
5326455 Kubo et al. Jul 1994 A
5330604 Allum et al. Jul 1994 A
5332271 Grant et al. Jul 1994 A
5332445 Bergman Jul 1994 A
5340456 Mehler Aug 1994 A
5344491 Katou Sep 1994 A
5348620 Hermans et al. Sep 1994 A
5364504 Smurkoski et al. Nov 1994 A
5366785 Sawdai Nov 1994 A
5366786 Connor et al. Nov 1994 A
5368711 Poris Nov 1994 A
5368715 Hurley et al. Nov 1994 A
5372848 Blackwell Dec 1994 A
5376176 Kuriyama Dec 1994 A
5377708 Bergman Jan 1995 A
5388945 Garric et al. Feb 1995 A
5391285 Lytle Feb 1995 A
5391517 Gelatos et al. Feb 1995 A
5405518 Hsieh et al. Apr 1995 A
5411076 Matsunaga et al. May 1995 A
5421987 Tzanavaras et al. Jun 1995 A
5427674 Langenskiold et al. Jun 1995 A
5429686 Chiu et al. Jul 1995 A
5429733 Ishida Jul 1995 A
5431803 DiFranco et al. Jul 1995 A
5437777 Kishi Aug 1995 A
5441629 Kosaki Aug 1995 A
5442416 Tateyama et al. Aug 1995 A
5443707 Mori Aug 1995 A
5445484 Kato et al. Aug 1995 A
5447615 Ishida Sep 1995 A
5454405 Hawes Oct 1995 A
5460478 Akimoto et al. Oct 1995 A
5464313 Ohsawa Nov 1995 A
5472502 Batchelder Dec 1995 A
5489341 Bergman et al. Feb 1996 A
5500081 Bergman Mar 1996 A
5501768 Hermans et al. Mar 1996 A
5508095 Allum et al. Apr 1996 A
5512319 Cook et al. Apr 1996 A
5514258 Brinket et al. May 1996 A
5516412 Andricacos et al. May 1996 A
5522975 Andricacos et al. Jun 1996 A
5527390 Ono et al. Jun 1996 A
5544421 Thompson et al. Aug 1996 A
5549808 Farooq Aug 1996 A
5567267 Kazama et al. Oct 1996 A
5571325 Ueyama Nov 1996 A
5575611 Thompson et al. Nov 1996 A
5584310 Bergman Dec 1996 A
5584971 Komino Dec 1996 A
5593545 Rugowski et al. Jan 1997 A
5597460 Reynolds Jan 1997 A
5597836 Hackler et al. Jan 1997 A
5600532 Michiya et al. Feb 1997 A
5609239 Schlecker Mar 1997 A
5620581 Ang Apr 1997 A
5639206 Oda et al. Jun 1997 A
5639316 Cabral Jun 1997 A
5641613 Boff et al. Jun 1997 A
5650082 Anderson Jul 1997 A
5651823 Parodi et al. Jul 1997 A
5658387 Reardon Aug 1997 A
5660472 Peuse et al. Aug 1997 A
5660517 Thompson et al. Aug 1997 A
5662788 Sandhu Sep 1997 A
5664337 Davis et al. Sep 1997 A
5670034 Lowery Sep 1997 A
5676337 Giras et al. Oct 1997 A
5677118 Spara et al. Oct 1997 A
5678320 Thompson et al. Oct 1997 A
5681392 Swain Oct 1997 A
5683564 Reynolds Nov 1997 A
5684654 Searle et al. Nov 1997 A
5684713 Asada et al. Nov 1997 A
5700127 Harada Dec 1997 A
5711646 Ueda et al. Jan 1998 A
5723028 Poris Mar 1998 A
5731678 Zila et al. Mar 1998 A
5744019 Ang Apr 1998 A
5746565 Tepolt May 1998 A
5747098 Larson May 1998 A
5754842 Minagawa May 1998 A
5755948 Lazaro et al. May 1998 A
5759006 Miyamoto et al. Jun 1998 A
5762751 Bleck Jun 1998 A
5765444 Bacchi Jun 1998 A
5765889 Nam et al. Jun 1998 A
5776327 Botts et al. Jul 1998 A
5785826 Greenspan Jul 1998 A
5788829 Joshi et al. Aug 1998 A
5802856 Schaper et al. Sep 1998 A
5829791 Kotsubo et al. Nov 1998 A
5843296 Greespan Dec 1998 A
5871626 Crafts Feb 1999 A
5871805 Lemelson Feb 1999 A
5882498 Dubin Mar 1999 A
5892207 Kawamura et al. Apr 1999 A
5904827 Reynolds May 1999 A
5908543 Matsunami Jun 1999 A
5925227 Kobayashi et al. Jul 1999 A
5932077 Reynolds Aug 1999 A
5937142 Moslehi et al. Aug 1999 A
5957836 Johnson Sep 1999 A
5980706 Bleck Nov 1999 A
5985126 Bleck Nov 1999 A
5989397 Laube et al. Nov 1999 A
5989406 Beetz Nov 1999 A
5998123 Tanaka et al. Dec 1999 A
5999886 Martin et al. Dec 1999 A
6001235 Arken et al. Dec 1999 A
6004828 Hanson Dec 1999 A
6017820 Ting et al. Jan 2000 A
6027631 Broadbent Feb 2000 A
6028986 Song Feb 2000 A
6051284 Byrne et al. Apr 2000 A
6053687 Kirkpatrick Apr 2000 A
6072160 Bahl Jun 2000 A
6072163 Armstrong et al. Jun 2000 A
6074544 Reid Jun 2000 A
6080288 Schwartz et al. Jun 2000 A
6080291 Woodruff et al. Jun 2000 A
6080691 Lindsay et al. Jun 2000 A
6086680 Foster et al. Jul 2000 A
6090260 Inoue Jul 2000 A
6091498 Hanson Jul 2000 A
6099702 Reid Aug 2000 A
6099712 Ritzdorf Aug 2000 A
6103085 Woo et al. Aug 2000 A
6107192 Subrahmanyan et al. Aug 2000 A
6108937 Raaijmakers Aug 2000 A
6110011 Somekh Aug 2000 A
6110345 Iacoponi Aug 2000 A
6110346 Reid Aug 2000 A
6130415 Knoot Oct 2000 A
6136163 Cheung Oct 2000 A
6139703 Hanson et al. Oct 2000 A
6139712 Patton Oct 2000 A
6140234 Uzoh et al. Oct 2000 A
6143147 Jelinek Nov 2000 A
6143155 Adams Nov 2000 A
6151532 Barone et al. Nov 2000 A
6156167 Patton Dec 2000 A
6157106 Tietz et al. Dec 2000 A
6159354 Contolini Dec 2000 A
6162344 Reid Dec 2000 A
6162488 Gevelber et al. Dec 2000 A
6168695 Woodruff Jan 2001 B1
6174425 Simpson Jan 2001 B1
6174796 Takagi et al. Jan 2001 B1
6179983 Reid Jan 2001 B1
6184068 Ohtani et al. Feb 2001 B1
6193859 Contolini Feb 2001 B1
6199301 Wallace Mar 2001 B1
6218097 Bell et al. Apr 2001 B1
6221230 Takeuchi Apr 2001 B1
6228232 Woodruff May 2001 B1
6234738 Kimata May 2001 B1
6251238 Kaufman et al. Jun 2001 B1
6251528 Uzoh et al. Jun 2001 B1
6254742 Hanson et al. Jul 2001 B1
6258220 Dordi Jul 2001 B1
6261433 Landau Jul 2001 B1
6270647 Graham Aug 2001 B1
6277263 Chen Aug 2001 B1
6278089 Young et al. Aug 2001 B1
6280183 Mayur et al. Aug 2001 B1
6280582 Woodruff et al. Aug 2001 B1
6280583 Woodruff et al. Aug 2001 B1
6297154 Gross et al. Oct 2001 B1
6303010 Woodruff et al. Oct 2001 B1
6309520 Woodruff et al. Oct 2001 B1
6309524 Woodruff et al. Oct 2001 B1
6318951 Schmidt Nov 2001 B1
6322112 Duncan Nov 2001 B1
6322677 Woodruff Nov 2001 B1
6342137 Woodruff Jan 2002 B1
6365729 Tyagi Apr 2002 B1
6391166 Wang May 2002 B1
6402923 Mayer Jun 2002 B1
6409892 Woodruff et al. Jun 2002 B1
6428660 Woodruff et al. Aug 2002 B1
6428662 Woodruff et al. Aug 2002 B1
6444101 Stevens Sep 2002 B1
6471913 Weaver et al. Oct 2002 B1
6481956 Hofmeister Nov 2002 B1
6491806 Dubin Dec 2002 B1
6497801 Woodruff Dec 2002 B1
6562421 Sudo May 2003 B1
6565729 Chen May 2003 B1
6569297 Wilson May 2003 B1
6599412 Graham Jul 2003 B1
6623609 Harris Sep 2003 B1
6632334 Anderson Oct 2003 B1
6660137 Wilson Dec 2003 B1
6678055 Du-Nour et al. Jan 2004 B1
6699373 Woodruff Mar 2004 B1
6709562 Andricacos et al. Mar 2004 B1
6755954 Mayer et al. Jun 2004 B1
6773571 Mayer et al. Aug 2004 B1
20010024611 Woodruff Sep 2001 A1
20010032788 Woodruff Oct 2001 A1
20010043856 Woodruff Nov 2001 A1
20020008036 Wang Jan 2002 A1
20020008037 Wilson Jan 2002 A1
20020032499 Wilson Mar 2002 A1
20020046952 Graham Apr 2002 A1
20020079215 Wilson et al. Jun 2002 A1
20020096508 Weaver et al. Jul 2002 A1
20020125141 Wilson Sep 2002 A1
20020139678 Wilson et al. Oct 2002 A1
20030038035 Wilson Feb 2003 A1
20030062258 Woodruff Apr 2003 A1
20030070918 Hanson Apr 2003 A1
20030127337 Hanson Jul 2003 A1
20040031693 Chen Feb 2004 A1
20040055877 Wilson Mar 2004 A1
20040099533 Wilson May 2004 A1
Foreign Referenced Citations (63)
Number Date Country
873651 Jun 1971 CA
41 14 427 Nov 1992 DE
195 25 666 Oct 1996 DE
0 140 404 Aug 1984 EP
0047132 Jul 1985 EP
0 677 612 Oct 1985 EP
0 257 670 Mar 1988 EP
0 290 210 Nov 1988 EP
0290210 Nov 1988 EP
0 677 612 Oct 1995 EP
0582019 Oct 1995 EP
0544311 May 1996 EP
0 881 673 May 1998 EP
0 982 771 Aug 1999 EP
1 069 213 Jul 2000 EP
0452939 Nov 2000 EP
2217107 Mar 1989 GB
2 254 288 Mar 1992 GB
2 279 372 Jun 1994 GB
1048442 Feb 1989 JP
4144150 May 1992 JP
4311591 Nov 1992 JP
5146984 Jun 1993 JP
5195183 Aug 1993 JP
5211224 Aug 1993 JP
6017291 Jan 1994 JP
6073598 Mar 1994 JP
6224202 Aug 1994 JP
7113159 May 1995 JP
7197299 Aug 1995 JP
10-083960 Mar 1998 JP
11036096 Feb 1999 JP
11080993 Mar 1999 JP
WO-9000476 Jan 1990 WO
WO-9104213 Apr 1991 WO
WO-9506326 Mar 1995 WO
WO-9520064 Jul 1995 WO
WO-9916936 Apr 1996 WO
WO-9915710 Apr 1999 WO
WO-9925904 May 1999 WO
WO-9925905 May 1999 WO
WO-9940615 Aug 1999 WO
WO-9941434 Aug 1999 WO
WO-9945567 Sep 1999 WO
WO-9945745 Sep 1999 WO
WO-0002675 Jan 2000 WO
WO-0002808 Jan 2000 WO
WO-0002808 Jan 2000 WO
WO-0003072 Jan 2000 WO
WO-0202808 Jan 2000 WO
WO-0032835 Jun 2000 WO
WO-0061498 Oct 2000 WO
WO-0061837 Oct 2000 WO
WO-0146910 Jun 2001 WO
WO-0190434 Nov 2001 WO
WO-0191163 Nov 2001 WO
WO-0217203 Feb 2002 WO
WO-02045476 Jun 2002 WO
WO-0318874 Sep 2002 WO
WO-02097165 Dec 2002 WO
WO-0297165 Dec 2002 WO
WO-0299165 Dec 2002 WO
WO-02099165 Dec 2002 WO
Related Publications (1)
Number Date Country
20020032499 A1 Mar 2002 US
Provisional Applications (4)
Number Date Country
60206663 May 2000 US
60182160 Feb 2000 US
60143769 Jul 1999 US
60129055 Apr 1999 US
Continuation in Parts (1)
Number Date Country
Parent PCT/US00/10120 Apr 2000 US
Child 09849505 US