Solder bridging

Industry

CPC
H01L2924/3841

This industry / category may be too specific. Please go to a parent level for more data

Parent Industries

HELECTRICITY H01Electric elements H01LSEMICONDUCTOR DEVICES ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00

Current Industry

H01L2924/3841Solder bridging

Industries

Please log in for detailed analytics

Patents Grantslast 30 patents

Information Patent Grant
Semiconductor package with increased thermal radiation efficiency
- Patent number 12,113,050
- Issue date Oct 8, 2024
- Samsung Electronics Co., Ltd.
- Sang-Sick Park
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Semiconductor device with solder on pillar
- Patent number 12,107,062
- Issue date Oct 1, 2024
- Texas Instruments Incorporated
- Rafael Jose Guevara
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Structures for low temperature bonding using nanoparticles
- Patent number 12,027,487
- Issue date Jul 2, 2024
- ADEIA SEMICONDUCTOR TECHNOLOGIES LLC
- Cyprian Emeka Uzoh
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Bump joint structure with distortion and method forming same
- Patent number 12,021,014
- Issue date Jun 25, 2024
- Taiwan Semiconductor Manufacturing Co., Ltd
- Po-Yao Lin
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Integrated circuit package and method
- Patent number 12,002,767
- Issue date Jun 4, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd
- Chung-Shi Liu
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Multiple plated via arrays of different wire heights on a same subs...
- Patent number RE49987
- Issue date May 28, 2024
- Invensas LLC
- Cyprian Emeka Uzoh
Information Patent Grant
Method of manufacturing substrate structure with filling material f...
- Patent number 11,973,014
- Issue date Apr 30, 2024
- Siliconware Precision Industries Co., Ltd.
- Chang-Fu Lin
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Methods for low temperature bonding using nanoparticles
- Patent number 11,973,056
- Issue date Apr 30, 2024
- ADEIA SEMICONDUCTOR TECHNOLOGIES LLC
- Cyprian Emeka Uzoh
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Semiconductor device having reduced bump height variation
- Patent number 11,935,866
- Issue date Mar 19, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd
- Jing-Cheng Lin
- B23 - MACHINE TOOLS METAL-WORKING NOT OTHERWISE PROVIDED FOR
Information Patent Grant
Flip chip package assembly
- Patent number 11,929,308
- Issue date Mar 12, 2024
- Texas Instruments Incorporated
- Steffany Ann Lacierda Moreno
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Multilayer substrate
- Patent number 11,901,325
- Issue date Feb 13, 2024
- Dexerials Corporation
- Seiichiro Shinohara
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Semiconductor device and method
- Patent number 11,855,017
- Issue date Dec 26, 2023
- Taiwan Semiconductor Manufacturing Co., Ltd
- Ting-Li Yang
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Interconnect structure for semiconductor with ultra-fine pitch and...
- Patent number 11,742,316
- Issue date Aug 29, 2023
- GUANGDONG UNIVERSITY OF TECHNOLOGY
- Yu Zhang
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Structures and methods for low temperature bonding using nanoparticles
- Patent number 11,710,718
- Issue date Jul 25, 2023
- ADEIA SEMICONDUCTOR TECHNOLOGIES LLC
- Cyprian Emeka Uzoh
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Bump-on-trace design for enlarge bump-to-trace distance
- Patent number 11,658,143
- Issue date May 23, 2023
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Sheng-Yu Wu
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
3DI solder cup
- Patent number 11,532,578
- Issue date Dec 20, 2022
- Micron Technology, Inc.
- Kyle K. Kirby
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Bump joint structure with distortion and method forming same
- Patent number 11,488,898
- Issue date Nov 1, 2022
- Taiwan Semiconductor Manufacturing Co., Ltd
- Po-Yao Lin
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Prevention of bridging between solder joints
- Patent number 11,456,269
- Issue date Sep 27, 2022
- International Business Machines Corporation
- Risa Miyazawa
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Package on package structure and method for forming the same
- Patent number 11,264,342
- Issue date Mar 1, 2022
- Taiwan Semiconductor Manufacturing Company, Ltd
- Chen-Hua Yu
- B23 - MACHINE TOOLS METAL-WORKING NOT OTHERWISE PROVIDED FOR
Information Patent Grant
Semiconductor device having a device fixed on a substrate with an a...
- Patent number 11,233,029
- Issue date Jan 25, 2022
- Mitsubishi Electric Corporation
- Kazuo Yoshida
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Integrated circuit package and method
- Patent number 11,217,538
- Issue date Jan 4, 2022
- Taiwan Semiconductor Manufacturing Company, Ltd
- Chung-Shi Liu
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Semiconductor chip and method of processing a semiconductor chip
- Patent number 11,164,830
- Issue date Nov 2, 2021
- Infineon Technologies AG
- Dietrich Bonart
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Methods for bump planarity control
- Patent number 11,145,612
- Issue date Oct 12, 2021
- Texas Instruments Incorporated
- Rafael Jose Lizares Guevara
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Semiconductor package structure and method for manufacturing the same
- Patent number 11,139,282
- Issue date Oct 5, 2021
- Taiwan Semiconductor Manufacturing Company Ltd.
- Kuo-Chiang Ting
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Bonded structures for package and substrate
- Patent number 11,088,102
- Issue date Aug 10, 2021
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Ming-Hong Cha
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Prevention of bridging between solder joints
- Patent number 11,004,819
- Issue date May 11, 2021
- International Business Machines Corporation
- Risa Miyazawa
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Solder ball protection in packages
- Patent number 10,985,117
- Issue date Apr 20, 2021
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Chia-Chun Miao
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
3DI solder cup
- Patent number 10,964,654
- Issue date Mar 30, 2021
- Micron Technology Inc.
- Kyle K. Kirby
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Method for fabricating low resistance, low inductance interconnecti...
- Patent number RE48420
- Issue date Feb 2, 2021
- Texas Instruments Incorporated
- Bernhard P. Lange
Information Patent Grant
Selective area heating for 3D chip stack
- Patent number 10,903,187
- Issue date Jan 26, 2021
- International Business Machines Corporation
- Mario J. Interrante
- H01 - BASIC ELECTRIC ELEMENTS

Patents Applicationslast 30 patents

Information Patent Application
PAD AND PACKAGE INCLUDING SAME
- Publication number 20240321788
- Publication date Sep 26, 2024
- Samsung Electronics Co., Ltd.
- Wenjun WANG
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
CHIP PACKAGE ASSEMBLY WITH ENHANCED SOLDER PITCH
- Publication number 20240321793
- Publication date Sep 26, 2024
- Xilinx, Inc.
- Yun WU
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
STRUCTURES FOR LOW TEMPERATURE BONDING USING NANOPARTICLES
- Publication number 20240312954
- Publication date Sep 19, 2024
- ADEIA SEMICONDUCTOR TECHNOLOGIES LLC
- Cyprian Emeka Uzoh
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
BUMP JOINT STRUCTURE WITH DISTORTION AND METHOD FORMING SAME
- Publication number 20240304533
- Publication date Sep 12, 2024
- Taiwan Semiconductor Manufacturing Co., Ltd.
- Po-Yao Lin
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
ELECTRONIC PACKAGE
- Publication number 20240297134
- Publication date Sep 5, 2024
- Skyworks Solutions, Inc.
- Suresh Babu Yeruva
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
INTEGRATED CIRCUIT PACKAGES
- Publication number 20240282720
- Publication date Aug 22, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Chung-Shi Liu
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
METHOD OF MAKING SEMICONDUCTOR DEVICE HAVING REDUCED BUMP HEIGHT VA...
- Publication number 20240222318
- Publication date Jul 4, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Jing-Cheng LIN
- B23 - MACHINE TOOLS METAL-WORKING NOT OTHERWISE PROVIDED FOR
Information Patent Application
UNDER BUMP METALLIZATIONS, SOLDER COMPOSITIONS, AND STRUCTURES FOR...
- Publication number 20240213198
- Publication date Jun 27, 2024
- Intel Corporation
- Liang He
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
MULTILAYER SUBSTRATE MANUFACTURING METHOD AND WIRING SUBSTRATE
- Publication number 20240196530
- Publication date Jun 13, 2024
- Mitsui Mining and Smelting Co., Ltd.
- Yukiko KITABATAKE
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
THERMOCOMPRESSION BONDING TOOL FOR PANEL-LEVEL THERMO-COMPRESSION B...
- Publication number 20240186280
- Publication date Jun 6, 2024
- Intel Corporation
- Minglu LIU
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
SEMICONDUCTOR DIE PACKAGE AND METHODS OF MANUFACTURING
- Publication number 20240128211
- Publication date Apr 18, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Chih-Wei WU
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
PACKAGE ARCHITECTURE WITH DIE-TO-DIE COUPLING USING GLASS INTERPOSER
- Publication number 20240113006
- Publication date Apr 4, 2024
- Intel Corporation
- Brandon C. Marin
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
MICROELECTRONIC ASSEMBLIES HAVING A BRIDGE DIE WITH A LINED-INTERCO...
- Publication number 20240105655
- Publication date Mar 28, 2024
- Intel Corporation
- Brandon C. Marin
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
CIRCUIT PACKAGES WITH BUMP INTERCONNECT POLYMER SURROUND AND METHOD...
- Publication number 20240096845
- Publication date Mar 21, 2024
- QUALCOMM Incorporated
- Yangyang Sun
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
SEMICONDUCTOR PACKAGE AND METHOD OF MANUFACTURING THE SAME
- Publication number 20240096841
- Publication date Mar 21, 2024
- Samsung Electronics Co., Ltd.
- Ohguk KWON
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
THREE-DIMENSIONAL PACKAGE ARCHITECTURE WITH FACE DOWN BRIDGE DIES
- Publication number 20240071933
- Publication date Feb 29, 2024
- Intel Corporation
- Brandon C. Marin
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
EXTENDED BOND PAD FOR SEMICONDUCTOR DEVICE ASSEMBLIES
- Publication number 20240071990
- Publication date Feb 29, 2024
- Micron Technology, Inc.
- Kelvin Tan Aik Boo
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
MODULAR PACKAGE ARCHITECTURE FOR VOLTAGE REGULATOR-COMPUTE-MEMORY C...
- Publication number 20240063183
- Publication date Feb 22, 2024
- Intel Corporation
- Adel A. Elsherbini
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
PACKAGE ARCHITECTURE FOR QUASI-MONOLITHIC CHIP WITH BACKSIDE POWER
- Publication number 20240063120
- Publication date Feb 22, 2024
- Intel Corporation
- Adel A. Elsherbini
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
PACKAGE ARCHITECTURE OF LARGE DIES USING QUASI-MONOLITHIC CHIP LAYERS
- Publication number 20240063132
- Publication date Feb 22, 2024
- Intel Corporation
- Adel A. Elsherbini
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
SEMICONDUCTOR STRUCTURE HAVING COPPER PILLAR WITHIN SOLDER BUMP AND...
- Publication number 20240006360
- Publication date Jan 4, 2024
- NANYA TECHNOLOGY CORPORATION
- Hsih-Yang CHIU
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
PACKAGE ARCHITECTURE WITH COMPUTE BRICKS HAVING VERTICALLY STACKED...
- Publication number 20240006375
- Publication date Jan 4, 2024
- Sagar Suthram
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
CHIP-FIRST LAYERED PACKAGING ARCHITECTURE
- Publication number 20230411348
- Publication date Dec 21, 2023
- Intel Corporation
- Carlton Hanna
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
Semiconductor Device and Method
- Publication number 20230411318
- Publication date Dec 21, 2023
- Taiwan Semiconductor Manufacturing Co., Ltd.
- Ting-Li Yang
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
Dielectric Blocking Layer and Method Forming the Same
- Publication number 20230411329
- Publication date Dec 21, 2023
- Taiwan Semiconductor Manufacturing Co., Ltd.
- Chih-Wei Wu
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
SEMICONDUCTOR PACKAGE
- Publication number 20230411268
- Publication date Dec 21, 2023
- LG Innotek Co., Ltd.
- Hodol YOO
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
SEMICONDUCTOR PACKAGE
- Publication number 20230402424
- Publication date Dec 14, 2023
- Samsung Electronics Co., Ltd.
- Yongjin Park
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
PACKAGE DEVICE PREVENTING SOLDER OVERFLOW
- Publication number 20230395553
- Publication date Dec 7, 2023
- PANJIT INTERNATIONAL INC.
- CHUNG-HSIUNG HO
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
BUFFER BLOCK STRUCTURES FOR C4 BONDING AND METHODS OF USING THE SAME
- Publication number 20230352381
- Publication date Nov 2, 2023
- Taiwan Semiconductor Manufacturing Company Limited
- Li-Ling Liao
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
STRUCTURES FOR LOW TEMPERATURE BONDING USING NANOPARTICLES
- Publication number 20230335531
- Publication date Oct 19, 2023
- ADEIA SEMICONDUCTOR TECHNOLOGIES LLC
- Cyprian Emeka Uzoh
- H01 - BASIC ELECTRIC ELEMENTS

Solder bridging

Industry

Parent Industries

Current Industry

Patents Grantslast 30 patents

Semiconductor package with increased thermal radiation efficiency

Semiconductor device with solder on pillar

Structures for low temperature bonding using nanoparticles

Bump joint structure with distortion and method forming same

Integrated circuit package and method

Multiple plated via arrays of different wire heights on a same subs...

Method of manufacturing substrate structure with filling material f...

Methods for low temperature bonding using nanoparticles

Semiconductor device having reduced bump height variation

Flip chip package assembly

Multilayer substrate

Semiconductor device and method

Interconnect structure for semiconductor with ultra-fine pitch and...

Structures and methods for low temperature bonding using nanoparticles

Bump-on-trace design for enlarge bump-to-trace distance

3DI solder cup

Bump joint structure with distortion and method forming same

Prevention of bridging between solder joints

Package on package structure and method for forming the same

Semiconductor device having a device fixed on a substrate with an a...

Integrated circuit package and method

Semiconductor chip and method of processing a semiconductor chip

Methods for bump planarity control

Semiconductor package structure and method for manufacturing the same

Bonded structures for package and substrate

Prevention of bridging between solder joints

Solder ball protection in packages

3DI solder cup

Method for fabricating low resistance, low inductance interconnecti...

Selective area heating for 3D chip stack

Patents Applicationslast 30 patents

PAD AND PACKAGE INCLUDING SAME

CHIP PACKAGE ASSEMBLY WITH ENHANCED SOLDER PITCH

STRUCTURES FOR LOW TEMPERATURE BONDING USING NANOPARTICLES

BUMP JOINT STRUCTURE WITH DISTORTION AND METHOD FORMING SAME

ELECTRONIC PACKAGE

INTEGRATED CIRCUIT PACKAGES

METHOD OF MAKING SEMICONDUCTOR DEVICE HAVING REDUCED BUMP HEIGHT VA...

UNDER BUMP METALLIZATIONS, SOLDER COMPOSITIONS, AND STRUCTURES FOR...

MULTILAYER SUBSTRATE MANUFACTURING METHOD AND WIRING SUBSTRATE

THERMOCOMPRESSION BONDING TOOL FOR PANEL-LEVEL THERMO-COMPRESSION B...

SEMICONDUCTOR DIE PACKAGE AND METHODS OF MANUFACTURING

PACKAGE ARCHITECTURE WITH DIE-TO-DIE COUPLING USING GLASS INTERPOSER

MICROELECTRONIC ASSEMBLIES HAVING A BRIDGE DIE WITH A LINED-INTERCO...

CIRCUIT PACKAGES WITH BUMP INTERCONNECT POLYMER SURROUND AND METHOD...

SEMICONDUCTOR PACKAGE AND METHOD OF MANUFACTURING THE SAME

THREE-DIMENSIONAL PACKAGE ARCHITECTURE WITH FACE DOWN BRIDGE DIES

EXTENDED BOND PAD FOR SEMICONDUCTOR DEVICE ASSEMBLIES

MODULAR PACKAGE ARCHITECTURE FOR VOLTAGE REGULATOR-COMPUTE-MEMORY C...

PACKAGE ARCHITECTURE FOR QUASI-MONOLITHIC CHIP WITH BACKSIDE POWER

PACKAGE ARCHITECTURE OF LARGE DIES USING QUASI-MONOLITHIC CHIP LAYERS

SEMICONDUCTOR STRUCTURE HAVING COPPER PILLAR WITHIN SOLDER BUMP AND...

PACKAGE ARCHITECTURE WITH COMPUTE BRICKS HAVING VERTICALLY STACKED...

CHIP-FIRST LAYERED PACKAGING ARCHITECTURE

Semiconductor Device and Method

Dielectric Blocking Layer and Method Forming the Same

SEMICONDUCTOR PACKAGE

SEMICONDUCTOR PACKAGE

PACKAGE DEVICE PREVENTING SOLDER OVERFLOW

BUFFER BLOCK STRUCTURES FOR C4 BONDING AND METHODS OF USING THE SAME

STRUCTURES FOR LOW TEMPERATURE BONDING USING NANOPARTICLES