L.T. Lamont, Semicon/Europa, p. 148 (1987), Full Text. |
T. Maeda et al. “Effects of Ti interlevel existence in Al/Ti/Tin/Ti Structure . . . ”, VLSI Symposium, 1985, P. 50 only. |
C.-K. Hu, et al. “Dry etching of Tin/Al(cv)/Si . . . ” J. Vac. Sci Technol., A8(3) May/Jun. 1990 1498-1502. |
Translation of Japanese Pat 3-185722 to Y. Abe. |
L.T. Lamont, “Materials issues in Planarization of Single & Multilayer Structures”, Semicon/Europa :ADV. Proc. Challenges, p.148 (1987) Abstract only. |
K. Koyama et al., “High Aspect Ratio Hole Filling by Al High Temp. Sputtering,” VLSI-MMIC Conference, IEEE Jun. 11-13, 1991. |
Wolf, Silicon Processing for the VLSI Era, vol. 2, Lattice Press, Suset Beach, CA, 1990 pp. 109-110. |
Wolf et al., Silicon Processing for the VLSI Era, vol. 1, Lattice Press, Sunset Beach, CA, 1986, pp. 367-371. |
Hariu et al, “The Properties of Al-Cu/Ti Films Sputter Deposited at Elevated Temperatures and High DC Bias”, IEEE/IRPS, 1989, pp. 210-214. |
Semiconductor World, Dec. 1989, pp. 186-188. |