U.S. patent application Ser. No. 09/031,325, filed Feb. 26, 1998. |
U.S. patent application Ser. No. 08/675,139, filed Jul. 3, 1996. |
U.S. patent application Ser. No. 08/584,600, filed Jan. 11, 1996. |
U.S. patent application Ser. No. 08/457,650, filed Jun. 1, 1995. |
1996 DRAM Data Book, Micron Technology, Inc., pp. 1-1 to 1-52, (1996). |
In: 1996 DRAM Data Book, Micron Technology, Inc., Boise, ID, p. 5-75, 7-62, (1996). |
“Rossini, Pentium, PCI-ISA, Chip Set”, Symphony Laboratories,, pp. 1-123, (1995). |
“16MS DRAM Schematics”, Micron Technology, pp. 1-58, (Feb. 1993). |
“1994 DRAM Data Book”, Micron Semiconductor, Inc., entire book, (1994). |
“1995 DRAM Data Book”, Micron Technology, Inc., 1-42, (1995). |
“2M×8 Synchronous DRAM Schematics, Rev. 1.9”, Micron Technology, pp. 357495-357595, (Dec. 1995). |
“2M×8 Synchronous Dram Schematicsm, Rev. 1.5”, Micron Technology, pp. 1-85, (May 1994). |
“4M DRAM”, Toshiba American Electronic Components, Inc., pp. A-137-A-159, (1991). |
“Application Specific DRAM”, Toshiba American Electronic Components, Inc., C-178, C-260, C-218, (1994). |
“Burst DRAM Function & Pinout”, Oki Electric Ind. Co., Ltd., 2nd Presentation, Item #619, (Sep. 1994). |
“Burst EDO DRAM Information”, Micron Technology, Inc., 1-126, (Sep. 1995). |
“Burst Edo Memory Device”, PCT Patent Application PCT/US95/16984, (Dec. 22, 1995). |
“Burst Edo Memory Device Address Counter”, PCT Application PCT/US95/16656, (Dec. 21, 1995). |
“Command Truth Table”, NEC, 1 page, (1993). |
“DRAM 1 Meg×4 DRAM 5VEDO Page Mode”, 1995 DRAM Data Book, Micron Technology, Inc., 1-1 thru 1-30, (1995). |
“Hyper Page Mode DRAM”, Electronic Engineering, 66, Woolwich, London, GB, pp. 47-48, (Sep. 1994). |
“Integrated Circuit Technical Data-262, 144 Words × 8 Bits Multiport DRAM”, Toshiba Corp., TC52826TS/Z/FT/TR, TEN. Rev.2.1, pp. 1-63, (1980). |
“KM48SV2000 Preliminary CMOS SDRAM”, Samsung Electronics, pp. 7-8, (Mar. 1993). |
“Mitsubishi Samples 16M Synch DRAM”, Electronic News, pp. 3-4, (1993). |
“Performance: Fast DRAMS can be swapped for SRAM Caches”, Electronic Design, vol. 41, No. 15, Cleveland, Ohio, 55-67, (Jul. 22, 1993). |
“S3 Burst Mode DRAM”, S3 Incorporated, Santa Clara, CA, 2 pages, (Jun. 1993). |
“Samsung Synchronous DRAM”, Samsung Electronics, Revision 1, pp. 1-16, (Mar. 1993). |
“Synchronous DRAM 2 MEG×8 SDRAM”, Micron Semiconductor, Inc., pp. 1-18, (Apr. 1994). |
“Synchronous DRAM 4 Meg×4 SDRAM”, Micron Semiconductor, Inc., pp. 1-42, (1983). |
Gowni, S.P., et al., “A 9NS, 32K×9, BICMOS TTL Synchronous Cache RAM With Burst Mode Access”, IEEE Custom Integrated Circuits Conf., pp. 781-784, (1992). |
Intel, “Intel Electronic News”, ISSN: 1061-6624, Electronic News Publishing Corp., 26, (Dec. 5, 1994.) |
McAlexander, J.C., Third Supplemental Expert Report, In the U.S District Court for the District of Delaware; Mosel Vitelic Corporation, Plaintiff, v. Micron Technology, Inc., Defendant; Micron Technology Inc., Counter-Plaintiff, v. Mosel Vitelic Corporation and Counter-Defendants; No. 98-449-GMS, pp. 1-28, (1998). |
“Synchronous DRAM 2 Meg×8 SDRAM”, Micron Semiconductors, Inc., pp. 1-18, (1994). |
“Old SIMCHECK Product Line”, Product Information, obtained from http://www.simcheck.com, pp. 1-3, (1995). |
“Reduce DRAM Cycle Times with Extended Data-Out”, 1994 DRAM Data Book, Technical Note, Micron Semiconductor, Inc., pp. 5-33-5-40, (1994). |
Crothers, B., “Pentium processors contribute to EDO memory's popularity”, InfoWorld, 17(7), (Obtained from Computer Select—Dec. 1995, p. 37, (Feb. 1995). |
Kovsky, S., “Intel's Triton chip set moves to notebooks”, PC Week, 12 (16), (Obtained from Computer Select—Dec. 1995), p. 47, (Apr. 1995). |
Sullivan, K., “Slimcheck Add-on Lets Users Identify Faulty DRAM Chips”, PC Week, 7(18), Obtained from Computer Select, Document No. 46161), p. 18, (May 1990). |
Tatosian, D., “Detecting EDO RAM with Triton Mainboards”, http://www.deganews.com, 2 pp., (1995). |
““Mosel-Vitelic V53C8257H DRAM Specification Sheet””, 20 pages, (Jul. 2, 1994). |
““Pipelined Burst DRAM””, Toshiba JEDEC JC 42.3 Hawaii, (Dec. 1994). |
““Samsung Synchronous DRAM””, Samsung Electronics, pp. 1-16, (Mar. 1993). |
““Synchronous DRAM 2 Meg×8 SDRAM””, Micron Semiconductor Inc., pp. 2-43 through 2-8. |
“4DRAM 1991”, Toshiba America Electronic Components, Inc., pp. A-137-A-159. |
“Application Specific DRAM”, Toshiba America Electronic Components, Inc., C178, C-260, C 218, (1994). |
“Burst DRAM Function & Pinout”, Oki Electric Ind., Co., Ltd., 2nd Presentation, Item # 619, (Sep. 1994). |
“DRAM 1 Meg×4 DRAM 5VEDO Page Mode”, Micron Technology, Inc. 1995 DRAM Data Book, pp. 1-1 thru 1-30. |
“Hyper Page Mode DRAM”, Electronic Engineering, 66, No. 813,, Woolwich, London, GB, pp. 47-48, (Sep. 1994). |
Oki, “Burst DRAM Function and Pinout, 128K×16/256K×16”, Oki Electric Ind. Co., Ltd., 2nd presentation, Item #619, 1-4, (1994). |
“Hyper page mode DRAM”, Electronic Engineering, 66 (813), pp. 47-48, (Sep. 1994). |
“Synchronous DRAM 2 Meg×SDRAM”, Micron Semiconductors, Inc., 1-18. |
Bursky, D., “Novel I/O Options and Innovative Architectures Let DRAMs Achieve SRAM Performance; Fast DRAMS can be swapped for SRAM Caches”, Electronic Design, 41, pp. 55, 56, 60,62,64, (Jul. 1993). |
Gowni, S.P., et al., “A 9NS, 32K×9, BICMOS TTL Synchronous Cache RAM with Burst Mode Access”, IEEE Custom Integrated Circuits Conference, pp. 1-4, (May 1992). |
Sunaga, T., et al., “An Eight-bit Prefetch Circuit for High-Bandwidth DRAMs”, IEEE J. of Solid State Circuits, 32, 1, pp. 105-110, (1997). |
“82430FX PCIset Datasheet 82437FX System Controller (TSC) and 82438FX Data Path Unit (TDP)”, Intel Corporation, Order No. 290518-002, pp. 1-67, (Nov. 1996). |