The present invention relates generally to compound semiconductor field effect devices and more specifically to enhancement mode metal-oxide-compound semiconductor field effect transistors and methods for fabricating the same.
The enhancement-mode metal-oxide-semiconductor field effect transistor (EMOSFET) is one of the most widely used devices in the design of metal-oxide semiconductor (MOS) integrated circuits. Silicon complementary MOS (CMOS) technology is a mature technology for EMOSFET design, offering simplicity in design and low power consumption. However, Group III-V compound semiconductor technology continues to serve as an attractive technology for EMOSFET design due to its superior speed/power performance and efficiency.
One class of EMOSFETs is designed with self-aligned ion implants to form low resistivity source and drain extensions. However, manufacturing III-V compound semiconductor EMOSFETs with ion implanted source and drain extensions is difficult. The implant material can act as both a donor or an acceptor depending on its association with either the Group III or the Group V site in the lattice, respectively. Further, annealing temperatures used to form the source and drain extensions, typically higher than 700° C. in n-channel devices, may be incompatible with the semiconductor/gate oxide interface stability. The ion implantation process used to form the source and drain extension also may result in an undesirably high trap density at the semiconductor/gate oxide interface. Moreover, formation of the source and drain extensions requires in most technologies that the gate electrode be used as a mask and thus be formed before ion implantation, therefore limiting manufacturing flexibility. Further, the source and drain extensions of such devices typically have sheet resistances of greater than 300 to 400 ohms/square when annealed at temperatures of about 800° C. and above, and of greater than about 500 ohms/square when annealed at temperatures of about 700° C.
Accordingly, a need exists for an “implant-free” III-V compound semiconductor EMOSFET. As used herein, the term “implant-free” shall mean free from source and drain extensions formed by ion implantation. A need also exists for a method for fabricating an implant-free enhancement mode metal-oxide-semiconductor field effect transistor. Other desirable features and characteristics of the present invention will become apparent from the subsequent description and the appended claims, taken in conjunction with the accompanying drawings.
The present invention is illustrated by way of example and not limitation in the accompanying figures, in which like references indicate similar elements, and in which:
Skilled artisans will appreciate that elements in the figures are illustrated for simplicity and clarity and have not necessarily been drawn to scale. For example, the dimensions of some of the elements in the figures may be exaggerated relative to other elements to help to improve understanding of embodiments of the present invention.
The following detailed description is of exemplary embodiments only and is not intended to limit the invention or the application and uses of the invention. Rather, the following description provides a convenient illustration for implementing exemplary embodiments of the invention. Various changes to the described embodiments may be made in the function and arrangement of the elements described without departing from the scope of the invention as set forth in the appended claims.
An epitaxial layer structure 14 overlies substrate 12. Epitaxial layer structure 14 comprises a buffer layer 16, a channel layer 18 and a spacer layer 20. Buffer layer 16, channel layer 18 and spacer layer 20 each may be formed of any suitable III-V material, although preferably buffer layer 16, channel layer 18 and spacer layer 20 are each formed of a different III-V material. In a preferred embodiment of the present invention, buffer layer 16 is formed of gallium arsenide (GaAs), channel layer 18 comprises indium gallium arsenide (InGaAs) and spacer layer 20 comprises aluminum gallium arsenide (AlGaAs). It will be appreciated that, while buffer layer 16 is illustrated in
Epitaxial layer structure 14 also comprises at least one doped layer, such as doped layer 22 illustrated in FIG. 1. While epitaxial layer structure 14 is illustrated in
A gate oxide layer 24 overlies epitaxial layer structure 14. Preferably, gate oxide layer 24 comprises gallium oxide (Ga2O3), although gate oxide layer 24 may comprise any other suitable oxide material.
A metal gate electrode 26 that is stable in the presence of the gate oxide material overlies gate oxide layer 24. As described in more detail below, the material for metal gate electrode 24 may be selected to have a work function such that for a particular MOSFET configuration enhancement mode operation is achieved.
Source and drain ohmic contacts 28, 30 are formed overlying epitaxial layer structure 14 and are separated from metal gate electrode 26 by source and drain access regions 32. Source and drain access regions 32 comprise those areas of epitaxial layer structure 14 between the source ohmic contact 28 and metal gate electrode 26 and between drain ohmic contact 30 and metal gate electrode 26, respectively. Source and drain ohmic contacts 28, 30 may be formed of any suitable electrically conductive material as is known in the semiconductor industry.
Enhancement mode operation of device 10 may be realized based on a relationship between the work function of metal gate electrode 26 and the dopant level of doped layers 22. While the doped layers 22 of epitaxial layer structure 14 serve as a source for free carriers, thus eliminating the need for ion-implanted source and drain extensions within epitaxial layer structure 14, without a suitable metal gate electrode, doped layers 22 may adversely shift the threshold voltage of device 10 preventing enhancement mode operation. For example, doped layers 22 may cause the threshold voltage of an n-channel MOSFET to have a negative value, thus preventing enhancement mode operation. Use of a metal gate electrode 26 having a suitably high work function may compensate for this shift and may result in a threshold voltage greater than zero, thus enabling enhancement mode operation. Similarly, doped layers 22 may cause the threshold voltage of a p-channel MOSFET to have a positive value, thus preventing enhancement mode operation. Use of a metal gate electrode 26 having a suitably low work function may compensate for this shift and may result in a threshold voltage less than zero, thus enabling enhancement mode operation.
Without intending to be limited to any particular theory, in one exemplary embodiment of the invention, the relationship between the work function of metal gate electrode 26 and the doping level of doped layers 22 may be obtained from the following first order equations:
ρs=1/(Qs×μ×q), (1)
where ρs is the sheet resistivity (ohms/square) of the source and drain access regions 32, μ is the channel mobility and q is the electronic charge (1.6×10−19 As) and
Qs=(εox×(Φm−Φ(0)))/(tox×q), (2)
where Qs is the sheet charge (cm−2) of doped layers 22 measured at source and drain access regions 32, εox is the dielectric constant of gate oxide layer 24, tox is the thickness of gate oxide layer 24, Φm is the work function of metal gate electrode 26, and Φ(0) is the reference work function of metal gate electrode 26 for a specific threshold voltage and no doping layers (Φ(0) may be obtained by two-dimensional device simulation). It will be appreciated that while a relationship between the work function of metal gate electrode 26 and the doping level of doped layers 22 may be obtained from the above-described first order equations, such a relationship may be obtained from other higher order equations.
Tables 1 and 2 illustrate one exemplary relationship between the work function of metal gate electrode 26 and the doping levels of doped layers 22 for an n-channel MOSFET. In this example, the sheet resistance ρs and sheet charge Qs are calculated for a threshold voltage VT of 0.3V using a dielectric constant εox of 20, a channel mobility μ of 5900 cm2/Vs, a Φ(0) of 4.6 eV and a charge centroid located at the oxide-epitaxial layer structure interface. The actual position of the charge centroid may vary with operating conditions and epitaxial layer structure configuration and may deviate to some extent from the position assumed in this example.
Tables 3 and 4 illustrate the sheet resistance ρs and sheet charge Qs as calculated for a threshold voltage VT of 0.5V using a dielectric constant εox of 20, a channel mobility μ of 5900 cm2/Vs, a reference work function Φ(0) of 4.8 eV and a charge centroid located at the oxide-epitaxial layer structure interface. Again, the actual position of the charge centroid may vary with operating conditions and epitaxial layer structure configuration and may deviate to some extent from the position assumed in this example.
The following example illustrates a method, in accordance with one embodiment of the invention, for fabricating an EMOSFET semiconductor structure such as structure 10 depicted in FIG. 1. Referring to
Next, doped epitaxial layer structure 14 is grown overlying gallium arsenide substrate 12. Epitaxial layer structure 14 is formed by growing buffer layer 16, preferably of GaAs, then growing channel layer 18, preferably of InGaAs, and then growing spacer layer 20, preferably of AlGaAs. Methods of fabricating epitaxial layer structure 14 include, but are not limited to, molecular beam epitaxy (MBE) and metal organic chemical vapor deposition (MOCVD). Preferably, epitaxial layer structure 14 is formed in an ultra high vacuum (UHV) MBE system so that it is formed with an atomically ordered and chemically clean semiconductor surface.
During growth of epitaxial layer structure 14, one or more doped layers 22 are formed above, below or within channel layer 18 using any standard doping technique. In a preferred embodiment of the invention, doped layers 22 are formed using delta doping, as is well known and practiced in the semiconductor industry. Thus, as illustrated in step 52, a thickness of epitaxial layer structure 14 is grown and, as illustrated in step 54, delta doping is then performed to form a first delta-doped layer 22. Epitaxial layer structure growth then may continue to another desired thickness and, in another embodiment of the invention, another delta doping procedure may be performed to form a second delta-doped layer. The process may continue until the desired number of delta-doped layers 22 has been formed. Epitaxial layer structure 14 then may be grown to its final thickness, as illustrated in step 56.
The level of dopant used for forming delta-doped layers 22 may be determined using models developed from the equations set forth above. For example, for an n-channel EMOSFET for which a threshold voltage of 0.3 V is desired, Tables 1 and 2 may be used. Referring to Tables 1 and 2, by way of example, if design constraints for the n-channel MOSFET require a gate oxide 26 thickness of 30 nm, and a sheet resistance below 500 ohms/square is desired, Table 2 indicates that a metal gate electrode 26 having a work function of 5.2 to 5.7 eV can be used. If iridium (Φm=5.3 eV) is available for metal gate electrode 26, an acceptable sheet resistance of 410 ohms/square would result. Thus, Table 1 indicates that for a gate oxide thickness of 30 nm and a work function Φm of 5.3 eV, the delta-doping level could be about 2.6×1012 cm−2 or less. Accordingly, doped layers 22 could be doped to about 2.6×1012 cm−2 or less to achieve VT≧0.3V, that is, to achieve an operable n-channel enhancement-mode MOSFET with a gate oxide 24 thickness of 30 nm and an iridium metal gate electrode 26. If platinum (Φm=5.7) is available for metal gate electrode 26, Table 2 indicates that a very low sheet resistance of 261 ohms/square would result. Table 1 indicates that for a gate oxide thickness of 30 nm and a work function Φm of 5.7 eV, the delta-doping level could be about 4.1×1012 cm−2 or less. Accordingly, doped layers 22 could be doped to about 4.1×1012 cm−2 or less to achieve VT≧0.3V, that is, to achieve an operable n-channel enhancement-mode MOSFET with a gate oxide 24 thickness of 30 nm and a platinum metal gate electrode 26.
Referring again to
As illustrated in step 60, source and drain ohmic contacts 28, 30 are deposited overlying epitaxial layer structure 14 using standard processes well known in the semiconductor industry.
Next, as illustrated in step 62, metal gate electrode 26 is formed overlying gate oxide layer 24. Metal gate electrode 26 is formed by depositing a metal layer overlying gate oxide layer 24 and subsequently patterning the metal layer using standard lithography and lift-off or etching techniques, as is well known in the semiconductor industry. As described above, the material for metal gate electrode 26 may be selected based on a relationship with the dopant level of doped layers 22.
One embodiment of the present invention can be explained using simplified energy band diagrams.
Device 130 further comprises a field plate 132. Field plate 132 may be used in a variety of devices, including, but not limited to, power devices that require high breakdown voltage. Field plate 132 may be formed overlying gate oxide layer 24 or, as illustrated in
Referring to
It will be appreciated that any number of other modifications can be made to the EMOSFET of the present invention to arrive at various configurations suitable for desired applications. For example,
In the foregoing specification, the invention has been described with reference to specific embodiments. However, one of ordinary skill in the art appreciates that various modifications and changes can be made without departing from the scope of the present invention as set forth in the claims below. Accordingly, the specification and figures are to be regarded in an illustrative rather than a restrictive sense, and all such modifications are intended to be included within the scope of the present invention.
Benefits, other advantages, and solutions to problems have been described above with regard to specific embodiments. However, the benefits, advantages, solutions to problems, and any element(s) that may cause any benefit, advantage, or solution to occur or become more pronounced are not to be construed as a critical, required, or essential features or elements of any or all the claims. As used herein, the terms “comprises,” “comprising,” or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus.
Number | Name | Date | Kind |
---|---|---|---|
3617951 | Anderson | Nov 1971 | A |
3758199 | Thaxter | Sep 1973 | A |
3818451 | Coleman | Jun 1974 | A |
4174504 | Chenausky et al. | Nov 1979 | A |
4177094 | Kroon | Dec 1979 | A |
4298247 | Michelet et al. | Nov 1981 | A |
4378259 | Hasegawa et al. | Mar 1983 | A |
4447116 | King et al. | May 1984 | A |
4525871 | Foyt et al. | Jun 1985 | A |
4626878 | Kuwano et al. | Dec 1986 | A |
4695120 | Holder | Sep 1987 | A |
4723321 | Saleh | Feb 1988 | A |
4801184 | Revelli | Jan 1989 | A |
4804866 | Akiyama | Feb 1989 | A |
4843609 | Ohya et al. | Jun 1989 | A |
4866489 | Yokogawa et al. | Sep 1989 | A |
4873558 | Antreasyan et al. | Oct 1989 | A |
4876218 | Pessa et al. | Oct 1989 | A |
5028563 | Feit et al. | Jul 1991 | A |
5057694 | Idaka et al. | Oct 1991 | A |
5087829 | Ishibashi et al. | Feb 1992 | A |
5140387 | Okazaki et al. | Aug 1992 | A |
5148504 | Levi et al. | Sep 1992 | A |
5166761 | Olson et al. | Nov 1992 | A |
5188976 | Kume et al. | Feb 1993 | A |
5216359 | Makki et al. | Jun 1993 | A |
5238877 | Russell | Aug 1993 | A |
5262659 | Grudkowski et al. | Nov 1993 | A |
5268327 | Vernon | Dec 1993 | A |
5313058 | Friederich et al. | May 1994 | A |
5315128 | Hunt et al. | May 1994 | A |
5362972 | Yazawa et al. | Nov 1994 | A |
5362998 | Iwamura et al. | Nov 1994 | A |
5365477 | Cooper, Jr. et al. | Nov 1994 | A |
5371621 | Stevens | Dec 1994 | A |
5387811 | Saigoh | Feb 1995 | A |
5410622 | Okada et al. | Apr 1995 | A |
5446719 | Yoshida et al. | Aug 1995 | A |
5477363 | Matsuda | Dec 1995 | A |
5488237 | Kuwata | Jan 1996 | A |
5508554 | Takatani et al. | Apr 1996 | A |
5510665 | Conley | Apr 1996 | A |
5523602 | Horiuchi et al. | Jun 1996 | A |
5528209 | Macdonald et al. | Jun 1996 | A |
5540785 | Dennard et al. | Jul 1996 | A |
5548141 | Morris et al. | Aug 1996 | A |
5559368 | Hu et al. | Sep 1996 | A |
5570226 | Ota | Oct 1996 | A |
5574296 | Park et al. | Nov 1996 | A |
5574589 | Feuer et al. | Nov 1996 | A |
5574744 | Gaw et al. | Nov 1996 | A |
5578162 | D'Asaro et al. | Nov 1996 | A |
5585167 | Satoh et al. | Dec 1996 | A |
5585288 | Davis et al. | Dec 1996 | A |
5635453 | Pique et al. | Jun 1997 | A |
5642371 | Tohyama et al. | Jun 1997 | A |
5666376 | Cheng | Sep 1997 | A |
5667586 | Ek et al. | Sep 1997 | A |
5674813 | Nakamura et al. | Oct 1997 | A |
5679947 | Doi et al. | Oct 1997 | A |
5684302 | Wersing et al. | Nov 1997 | A |
5693140 | McKee et al. | Dec 1997 | A |
5719417 | Roeder et al. | Feb 1998 | A |
5753934 | Yano et al. | May 1998 | A |
5754714 | Suzuki et al. | May 1998 | A |
5760740 | Blodgett | Jun 1998 | A |
5772758 | Collins et al. | Jun 1998 | A |
5787175 | Carter | Jul 1998 | A |
5831960 | Jiang et al. | Nov 1998 | A |
5838053 | Bevan et al. | Nov 1998 | A |
5864171 | Yamamoto et al. | Jan 1999 | A |
5882948 | Jewell | Mar 1999 | A |
5905571 | Butler et al. | May 1999 | A |
5919515 | Yano et al. | Jul 1999 | A |
5919522 | Baum et al. | Jul 1999 | A |
5930611 | Okamoto | Jul 1999 | A |
5937115 | Domash | Aug 1999 | A |
5945718 | Passlack et al. | Aug 1999 | A |
5959308 | Shichijo et al. | Sep 1999 | A |
5976953 | Zavracky et al. | Nov 1999 | A |
5985404 | Yano et al. | Nov 1999 | A |
5987196 | Noble | Nov 1999 | A |
5997638 | Copel et al. | Dec 1999 | A |
5998781 | Vawter et al. | Dec 1999 | A |
5998819 | Yokoyama et al. | Dec 1999 | A |
6022671 | Binkley et al. | Feb 2000 | A |
6049110 | Koh | Apr 2000 | A |
6051874 | Masuda | Apr 2000 | A |
6059895 | Chu et al. | May 2000 | A |
6064783 | Congdon et al. | May 2000 | A |
6080378 | Yokota et al. | Jun 2000 | A |
6110813 | Ota et al. | Aug 2000 | A |
6110840 | Yu et al. | Aug 2000 | A |
6113225 | Miyata et al. | Sep 2000 | A |
6140169 | Kawai et al. | Oct 2000 | A |
6140746 | Miyashita et al. | Oct 2000 | A |
6153916 | Roth et al. | Nov 2000 | A |
6159781 | Pan et al. | Dec 2000 | A |
6181920 | Dent et al. | Jan 2001 | B1 |
6198119 | Nabatame et al. | Mar 2001 | B1 |
6204525 | Sakurai et al. | Mar 2001 | B1 |
6232242 | Hata et al. | May 2001 | B1 |
6233435 | Wong | May 2001 | B1 |
6239012 | Kinsman | May 2001 | B1 |
6271069 | Chen et al. | Aug 2001 | B1 |
6278541 | Baker | Aug 2001 | B1 |
6291866 | Wallace et al. | Sep 2001 | B1 |
6297598 | Wang et al. | Oct 2001 | B1 |
6307996 | Nashimoto et al. | Oct 2001 | B1 |
6326667 | Sugiyama et al. | Dec 2001 | B1 |
6341851 | Takayama et al. | Jan 2002 | B1 |
6355945 | Kadota et al. | Mar 2002 | B1 |
6362558 | Fukui | Mar 2002 | B1 |
6376337 | Wang et al. | Apr 2002 | B1 |
6392253 | Saxena | May 2002 | B1 |
6415140 | Benjamin et al. | Jul 2002 | B1 |
6419849 | Qiu et al. | Jul 2002 | B1 |
6445724 | Abeles | Sep 2002 | B2 |
6452232 | Adan | Sep 2002 | B1 |
6477285 | Shanley | Nov 2002 | B1 |
6496469 | Uchizaki | Dec 2002 | B1 |
6498358 | Lach et al. | Dec 2002 | B1 |
6501121 | Yu et al. | Dec 2002 | B1 |
6504189 | Matsuda et al. | Jan 2003 | B1 |
6524651 | Gan et al. | Feb 2003 | B2 |
6538359 | Hiraku et al. | Mar 2003 | B1 |
6642600 | Narazaki et al. | Nov 2003 | B2 |
20010020278 | Saito | Sep 2001 | A1 |
20010036142 | Kadowaki et al. | Nov 2001 | A1 |
20010055820 | Sakurai et al. | Dec 2001 | A1 |
20020021855 | Kim | Feb 2002 | A1 |
20020076878 | Wasa et al. | Jun 2002 | A1 |
20020079576 | Seshan | Jun 2002 | A1 |
20020140012 | Droopad | Oct 2002 | A1 |
20020145168 | Bojarczuk et al. | Oct 2002 | A1 |
20020179000 | Lee et al. | Dec 2002 | A1 |
20020195610 | Klosowiak | Dec 2002 | A1 |
Number | Date | Country |
---|---|---|
02071563 | Dec 1990 | JP |
Number | Date | Country | |
---|---|---|---|
20040137673 A1 | Jul 2004 | US |