This disclosure relates to an epitaxial growth apparatus and a method of producing an epitaxial wafer.
Epitaxial silicon wafers obtained by forming a silicon epitaxial layer on a silicon wafer, which is a typical semiconductor wafer, have been used as substrates for fabricating various semiconductor devices such as metal-oxide-semiconductor field-effect transistors (MOSFETs) and Dynamic random-access memories (DRAMs).
An upper liner 15 and a lower liner 16 that have a ring shape and are made of quarts are disposed on the inner wall of the process chamber 10 to protect the dome mounting member 13. A gas inlet 17 for supplying reactant gas etc. into the process chamber 10 and a gas outlet 18 for discharging unreacted gas etc. are provided between the upper liner 15 and the lower liner 16 on opposite positions in the process chamber 10.
Further, a susceptor 4 on which a semiconductor wafer W is to be set is provided inside the process chamber 10. The outer circumference of the lower surface of the susceptor 4 is fitted to and supported by susceptor supporting arms 7b connected to a main column 7a of a rotatable supporting shaft 7, and the susceptor 4 is rotated along with the susceptor supporting arms 7b. A base material of the susceptor 4 is carbon graphite, the surface of which is coated with silicon carbide (SiC), and a counter bore for accommodating the semiconductor wafer W is formed on the surface.
Through holes are formed in the susceptor 4 and the supporting arms 7b, and lift pins 5 for supporting the back surface of the semiconductor wafer W and elevating the wafer are inserted in the respective through holes. The lift pins 5 are raised and lowered by vertically moving elevating shafts 6, with the base ends of the lift pins being supported by the elevating shafts 6.
A ring-shaped preheat ring 60 is disposed on the outer circumference of the susceptor 4. The preheat ring 60 preheats reactant gas supplied from the gas inlet 17 to the surface of the semiconductor wafer W set on the susceptor 4. A base material of the preheat ring 60 is carbon graphite, the surface of which is coated with SiC, and the preheat ring 60 is supported by a supporting portion 16a protruding in the opening of the lower liner 16.
As illustrated in
A communication path 22 allowing for the communication between the interior of the transfer chamber 20 and the interior of the process chamber 10 is defined in the slit member 21. Further, a slit valve 23 for closing the process chamber 10 is provided on the slit member 21 on the transfer chamber 20 side.
The semiconductor wafer W is set on the susceptor 4 in the following manner. First, the susceptor 4 is lowered by the supporting shaft 7. Next, after the slit valve 23 inside the transfer chamber 20 is opened, the semiconductor wafer W placed on a transfer blade B is passed through the communication path 22, loaded into the process chamber 10 through the wafer loading port 24, and set on the susceptor 4.
Subsequently, the lift pins 5 are raised by the elevating shafts 6 to support the back surface of the semiconductor wafer W. After that, the transfer blade B is retracted from the process chamber 10, and the slit valve 23 is closed. Further, the susceptor 4 is raised by the supporting shaft 7, the semiconductor wafer W is set on the susceptor 4, the susceptor 4 is raised to a predetermined height position, and a reactant gas is introduced through the gas inlet port 17 to grow an epitaxial layer on the surface of the semiconductor wafer W.
When the growth of the epitaxial layer ends and the epitaxial wafer obtained is unloaded from the process chamber 10, the above procedure is performed in the reverse order.
As described above, the preheat ring 60 is supported by the supporting portion 16a protruding from the lower liner 16; however, the preheat ring 60 and the lower liner 16 are made of different materials. Accordingly, when the temperature inside the chamber 10 is increased or decreased, friction may be produced due to the difference in the coefficient of thermal expansion between the preheat ring 60 and the supporting portion 16a of the lower liner 16, which would result in the production of debris of those members, and particles would be deposited on the surface of the semiconductor wafer W.
As semiconductor devices have been increasingly miniaturized and integrated in recent years, reduction of crystal defects and particles attached to the wafer surface has been demanded. Accordingly, production of the debris between the preheat ring 60 and the lower liner 16 as described above are necessarily reduced.
This being the situation, WO 2015/076487 A (PTL 1) discloses a technique of preventing the production of debris between a preheat ring and a lower liner when the temperature inside a chamber is increased or decreased, by providing a protrusion under the preheat ring and fixing the preheat ring to the lower liner.
However, in the technique disclosed in PTL 1, when the temperature inside the chamber is increased or decreased, load caused due to the difference in coefficient of thermal expansion between the preheat ring and the lower liner is applied, and the preheat ring would be fractured.
To address this problem, it could be helpful to provide an epitaxial growth apparatus which makes it possible to prevent the production of debris between a preheat ring and a lower liner without fracturing the preheat ring.
We propose the following features to solve the above problem.
With the above features, the production of debris between a preheat ring and a lower liner can be prevented without fracturing the preheat ring.
In the accompanying drawings,
(Epitaxial Growth Apparatus)
An epitaxial growth apparatus according to this disclosure will now be described with reference to the drawings. An epitaxial growth apparatus according to this disclosure is an epitaxial growth apparatus used to vapor deposit an epitaxial layer on a surface of a semiconductor wafer, and includes a chamber; an upper liner and a lower liner that have a ring shape and are disposed on an inner wall of the chamber; a susceptor on which the semiconductor wafer is to be set, the susceptor being provided inside the chamber; and a preheat ring that is disposed on a supporting portion protruding in an opening of the lower liner and is disposed on the outer circumference of the susceptor. The semiconductor wafer is loaded into the chamber through a wafer loading port provided on the chamber with the susceptor being lowered, and the semiconductor wafer is set on the susceptor after being passed below the supporting portion of the lower liner and the preheat ring. The preheat ring is not supported by the supporting portion in at least a part of a region that is right above a region where the semiconductor wafer passes in a transfer path in which the semiconductor wafer W is loaded into the chamber to be set on the susceptor.
Further, as illustrated in
Under these circumstances, when the temperature inside a chamber 10 is increased or decreased, if debris is produced due to the friction caused between the preheat ring 60 and the supporting portion 16a of the lower liner 16, particles may be deposited on the surface of the semiconductor wafer W passed below the preheat ring 60.
The inventors of this disclosure diligently studied ways to prevent the production of debris that causes the deposition of the particles between the preheat ring 60 and the supporting portion 16a of the lower liner 16. The study led them to conceive a structure in which a preheat ring 60 is not supported by a supporting portion 16a of a lower liner 16 in at least a part of a region that is right above a region where the semiconductor wafer W passes (hereinafter, may simply be referred to as “semiconductor wafer passing region”) in a transfer path in which the semiconductor wafer W is loaded through a wafer loading port 24 to be set on a susceptor 4.
With the structure of the supporting portion 26a of the lower liner 26 as described above, as illustrated in
When an epitaxial layer is grown on the surface of the semiconductor wafer W, if polysilicon is deposited between the preheat ring 60 and the lower liner 26, the deposited silicon would fall onto the surface of the semiconductor wafer W while the semiconductor wafer W is transferred. In this regard, the lower liner 26 depicted in
For the lower liner 26 depicted in
Further, for a lower liner 46 depicted in
For the lower liners 26, 36, and 46 depicted in
For example, as in a lower liner 56 depicted in
Further, a recess(s) may be provided in the supporting portion only in a part of the region above the transfer path as in the lower liners 36 and 46 illustrated in
Thus, with the structure in which a preheat ring is not supported by a supporting portion of a lower liner in at least a part of a region right above a semiconductor wafer passing region, the production of debris between the preheat ring and the supporting portion of the lower liner can be reduced.
As is apparent from the above description, in an epitaxial growth apparatus according to this disclosure, the supporting portion in the lower liner supporting the preheat ring has a characteristic structure, and the other structure is not limited and a conventional structure can be appropriately used.
(Method of Producing Epitaxial Wafer)
In a method of producing an epitaxial wafer, according to this disclosure, a reactant gas is supplied to any one of the epitaxial growth apparatuses according to this disclosure that have been described above to grow an epitaxial layer on a semiconductor wafer, thereby obtaining an epitaxial wafer.
As described above, in an epitaxial growth apparatus according to this disclosure, a preheat ring is not supported by a supporting portion of a lower liner in at least a part of a region right above a semiconductor wafer W passing region, thus the production of debris between the preheat ring and the lower liner can be reduced. Thus, an epitaxial wafer to which reduced particles are attached can be produced by supplying a reactant gas to the epitaxial growth apparatus according to this disclosure to form an epitaxial layer on a semiconductor wafer.
The semiconductor wafer which is a substrate of an epitaxial wafer is not limited; for example, a silicon wafer can be appropriately used, and a silicon epitaxial layer may be appropriately grown on a silicon wafer. The diameter of the semiconductor wafer may be, but not limited to, 150 mm or more, specifically 200 mm, 300 mm, 450 mm, etc.
According to this disclosure, the production of debris between a preheat ring and a lower liner can be prevented without fracturing the preheat ring. Consequently, the epitaxial growth apparatus and the method of producing an epitaxial wafer, according to this disclosure are useful in the semiconductor manufacturing industry.
Number | Date | Country | Kind |
---|---|---|---|
2019-120088 | Jun 2019 | JP | national |
Filing Document | Filing Date | Country | Kind |
---|---|---|---|
PCT/JP2020/019162 | 5/13/2020 | WO |
Publishing Document | Publishing Date | Country | Kind |
---|---|---|---|
WO2020/261789 | 12/30/2020 | WO | A |
Number | Name | Date | Kind |
---|---|---|---|
5820686 | Moore | Oct 1998 | A |
20020033232 | Raaijmakers | Mar 2002 | A1 |
20080092821 | Otsuka | Apr 2008 | A1 |
20120103263 | Myo et al. | May 2012 | A1 |
20120263875 | Brenninger et al. | Oct 2012 | A1 |
20140116340 | Mori | May 2014 | A1 |
20140137801 | Lau | May 2014 | A1 |
Number | Date | Country |
---|---|---|
109003914 | Dec 2018 | CN |
2004134625 | Apr 2004 | JP |
2006-066432 | Mar 2006 | JP |
2012-227527 | Nov 2012 | JP |
2014-086688 | May 2014 | JP |
201842221 | Dec 2018 | TW |
2015076487 | May 2015 | WO |
Entry |
---|
Office Action issued in Taiwanese Patent Appl. No. 11020578770, dated Jun. 22, 2021, along with an English translation thereof. |
International Search Report issued in International Pat. Appl. No. PCT/JP2020/019162, dated Nov. 8, 2020, along with an English translation thereof. |
Office Action dated Sep. 16, 2023 issued in Chinese Patent Application No. 202080046677.2, along with corresponding English translation. |
Office Action dated Sep. 25, 2023 issued in Korean Patent Application No. 10-2021-7042205, along with corresponding English translation. |
International preliminary report on patentability dated Dec. 28, 2021 issued in international patent application No. PCT/JP2020/019162, along with an English translation. |
Office Action dated Mar. 29, 2022 issued in Japanese patent application No. 2019-120088 along with an English translation. |
Chinese Office Action dated May 7, 2023 issued in Chinese patent application No. 202080046677.2 along with corresponding English translation. |
German Office Action dated Feb. 16, 2024 issued in German patent application No. 11 2020 003 093.8, along with corresponding English translation. |
Number | Date | Country | |
---|---|---|---|
20220251726 A1 | Aug 2022 | US |