Claims
- 1. A system for exposure processing of a semiconductor device in which a predetermined pattern is transferred onto a semiconductor device, comprising:a database to store illumination parameters, photoresist parameters, circuit pattern information, and sets of aberration information of projection lenses used with exposure devices to carry out a pattern transfer; a computation processing device to perform optical development simulation based on the illumination parameters, photoresist parameters, circuit pattern information and the sets of aberration information, and to calculate margins of exposure energy and focus as well as optimum values of exposure energy and focus offset; and a device to instruct one of the plurality of exposure devices for which the margins of exposure energy and focus satisfy a predetermined tolerance to perform an exposure processing.
- 2. The system for exposure processing of a semiconductor device in accordance with claim 1, wherein:the computation processing device calculates an assignment priority order of exposure devices using the calculated margins of exposure energy and focus in the plurality of exposure devices; and the exposure device used for the exposure processing is selected based on the priority order of the exposure devices.
- 3. The system for exposure processing of a semiconductor device in accordance with claim 1, wherein the computation processing device determines, with an optical development simulator, ranges of exposure energy and focus in which variations of the transfer pattern are within a predetermined range, and takes their central values as the optimum values of exposure energy and focus offset.
- 4. A system for exposing a semiconductor device, comprising:a first database portion storing aberration information of projection lenses of a plurality of exposure devices; a second database portion storing illumination parameter information of exposure steps for semiconductor device fabrication; a third database portion storing circuit pattern information used for the exposure steps of the semiconductor device fabrication; a fourth database portion storing criteria for assigning semiconductor devices; a first data computation portion for calculating the optimum values and margins of exposure energy and focus offset; and a second data computation portion for assigning, from the plurality of exposure devices, an exposure device for which the margins of exposure energy and focus are maximal, based on the criteria for assigning semiconductor devices, and executing the exposure processing with that exposure device.
Priority Claims (1)
Number |
Date |
Country |
Kind |
2000-391824 |
Dec 2000 |
JP |
|
CROSS-REFERENCES TO RELATED APPLICATIONS
This application is a continuation of co-pending U.S. patent application Ser. No. 10/026,991, filed Dec. 18, 2001 and Japanese Patent Application No. 2000-391824, filed Dec. 20, 2000.
US Referenced Citations (4)
Number |
Name |
Date |
Kind |
4718019 |
Fillion et al. |
Jan 1988 |
A |
4890239 |
Ausschnitt et al. |
Dec 1989 |
A |
5434795 |
Kai et al. |
Jul 1995 |
A |
5812412 |
Moriizumi et al. |
Sep 1998 |
A |
Foreign Referenced Citations (3)
Number |
Date |
Country |
11-186152 |
Jul 1999 |
JP |
11-267952 |
Oct 1999 |
JP |
2000-352809 |
Dec 2000 |
JP |
Non-Patent Literature Citations (3)
Entry |
Kirchauer, H.; Selberherr, S.; “Rigorous three-dimensional photoresist exposure and development simulation over nonplanar topography”; Computer-Aided Design of Integrated Circuits and Systems, IEEE. on page(s): 1431-1438. vol.: 16, Issue: Dec. 12, 1997.* |
Bernard, D.A.; Simulation of focus effects in photolithography; Semiconductor Manufacturing, IEEE Transactions on, vol.: Issue:3, Aug. 1988, Page(s): 85-97.* |
Cardarelli, G.; Palumbo, M.; Pelagagge, P.M.; “Use of neural networks in modeling relations between exposure energy and pattern dimension in photolithography process [MOS ICs]”; vol.: 19 Issue: 4, Oct. 1996. Page(s): 290-299. |
Continuations (1)
|
Number |
Date |
Country |
Parent |
10/026991 |
Dec 2001 |
US |
Child |
10/107934 |
|
US |