The present invention relates to the packaging of integrated circuits. More specifically, a particular aspect of the present invention relates to a package design that includes one or more integrated circuits and passive devices, a lower lead frame and a substrate that is coupled with an upper lead frame.
There are a number of conventional processes for packaging integrated circuit (IC) dice. By way of example, many IC packages utilize a metallic lead frame that has been stamped or etched from a metal sheet to provide electrical interconnects to external devices. The die may be electrically connected to the lead frame by means of bonding wires, solder bumps or other suitable electrical connections. In general, the die and portions of the lead frame are encapsulated with a molding material to protect the delicate electrical components on the active side of the die while leaving selected portions of the lead frame exposed to facilitate electrical connection to external devices.
While existing arrangements and methods for packaging IC devices work well, there are continuing efforts to both miniaturize the size of IC devices and improve the thermal performance of IC devices.
In one aspect of the invention, an integrated circuit package will be described. The integrated circuit package includes a substrate formed from a dielectric material that includes multiple electrical contacts and conductive paths. An upper lead frame is in contact with and underlies the substrate. The upper lead frame is electrically connected with at least one of the contacts on the substrate. The active surface of an integrated circuit die is electrically and physically coupled to the upper lead frame through a plurality of electrical connectors (e.g. solder joints.) A lower lead frame underlies and is attached with the back surface of the integrated circuit die. The lower lead frame is exposed at the exterior of the package and is arranged to help dissipate heat from the integrated circuit die. A passive device is positioned on and electrically connected with one of the contacts on the substrate and/or the upper lead frame. The package may also include multiple dice and/or passive devices. Almost any type of passive device may be used (e.g., capacitors, inductors, diodes, etc.)
Various implementations involve an upper lead frame with openings that define multiple inner leads. These inner leads are electrically connected to the active surface of the integrated circuit die with multiple electrical connectors. The substrate is positioned flush against a top surface of the upper lead frame to at least partially cover the openings around the inner leads. An underfill material is applied to help secure the integrated circuit die to the inner leads. When the underfill material is applied, the substrate serves as a base for the underfill material. That is, the substrate helped seal off the openings in the upper frame and prevent the underfill material from spreading in an undesirable manner.
In some embodiments, there is an electrical connector that directly connects the active surface of the integrated circuit die to one of the contacts on the substrate. This electrical connector may be formed in any suitable manner. For example, a direct electrical and physical connection between the substrate and the active surface of the integrated circuit die can be formed from two or more stacked solder balls that are deposited sequentially on the substrate.
In another embodiment, the back surface of the integrated circuit die includes an electrically grounded contact. This contact is connected using an electrically conductive adhesive to the lower lead frame, which is also electrically grounded. Various leads in the upper lead frame and contacts on the substrate may also be electrically grounded and coupled with the lower lead frame through the integrated circuit die.
The invention and the advantages thereof, may best be understood by reference to the following description taken in conjunction with the accompanying drawings in which:
In the drawings, like reference numerals are sometimes used to designate like structural elements. It should also be appreciated that the depictions in the figures are diagrammatic and not to scale.
The present invention relates generally to integrated circuit packages. A particular embodiment relates to an integrated circuit package with an upper lead frame and a lower lead frame that are coupled with a substrate, an integrated circuit and a passive device. In various implementations, this package design has improved thermal performance and provides flexible routing for high current applications.
One advantage of the integrated circuit package 100 is that it offers a wide variety of routing paths for low- and high-current applications. In the illustrated embodiment, for example, there is a high current routing path that passes through the upper lead frame 104. There is also a low current routing path that passes through the substrate 106. It should be noted that there is a direct electrical connection 118 between the active surface of an integrated circuit die 108 and an electrical contact on the bottom surface of the substrate 106. This direct connection 118, which bypasses the upper lead frame 104, may be formed in any suitable manner, such as from multiple stacked solder balls.
The back surfaces of the integrated circuit dice 108 are thermally and physically coupled to an underlying lower lead frame 102. The molding material 116 leaves the bottom surface of the lower lead frame exposed 102. Accordingly, heat is dissipated from the integrated circuit dice 108 through the lower lead frame 102 to the exterior of the package. Preferably, the exposed surface of the lower lead frame 102 is substantially larger than the bottom surfaces of the integrated circuit dice 108, so that heat can be transferred more quickly out of the package.
In various embodiments, the bottom surfaces of the integrated circuit dice 108 include an electrically grounded contact that is coupled to the lower lead frame 102, which is also electrically grounded. One or more electrical connectors 110 on the dice, conductive paths in the substrate 106 and/or leads of the upper lead frame may also be electrically grounded and electrically coupled with the lower lead frame 102. In such embodiments, the integrated circuit dice 108 are secured with the top surface of the lower lead frame 102 using a thermally and electrically conductive adhesive.
In addition to providing a greater array of routing options within the package, the substrate 106 is positioned to serve as a base for the underfill material 112, which helps strengthen the mechanical bond between the dice 108 and the upper lead frame 106. That is, there are openings 122 in the upper lead frame that helps define leads and other structures in the upper lead frame 104. In the illustrated embodiment, for example, each integrated circuit 108 die is connected to multiple inner leads 120 of the upper lead frame 104. During the packaging process, when underfill material 112 is applied between the dice 108 and the inner leads 120 to help strengthen this connection, the substrate 106 overlies and helps seal off the openings 122 in the upper lead frame 104 to contain the underfill material 112. Accordingly, some of the underfill material 112 extends through the openings 122 in the upper lead frame 104 (e.g, between the inner leads 120) and comes in direct contact with portions of the bottom surface of the substrate 106. The underfill material 112 may be made of any suitable material known to persons of ordinary skill in the art (e.g., an epoxy resin, etc.)
Generally, the substrate 106 is formed from one or more dielectric layers. By way of example, Bismaleimidetriazine (BT) and FR4 work well as materials for the substrate, although any suitable insulating material may be used. In various embodiments, there are electrical contacts on the top and bottom surfaces of the substrate 106 that are coupled with embedded conductive paths that extend through the substrate. Each contact, which is isolated from the other contacts on the same surface by the dielectric material, are arranged to be connected with an external electrical structure, such as a passive device 114a/114b, the upper lead frame 104 and/or an integrated circuit die 108.
The upper and lower lead frames 104/102 may be made of any suitable electrically conductive material, such as copper. The thickness of a lead frame may be between 3 and 12 mils, although thinner and thicker lead frames are also possible. In a particular embodiment, the upper lead frame 104 includes outer leads 124 and one or more sets of inner leads 120. Each set of inner leads 120 is arranged to be electrically coupled to the active surface of an integrated circuit die 108. The outer leads 124 are arranged to electrically connect the upper lead frame 104 to a device that is outside of the integrated circuit package 100.
The lower lead frame 102 is arranged to facilitate heat dissipation from the integrated circuit dice 108. Preferably, substantially the entire bottom surface of the lower lead frame 102 is exposed and left uncovered by the molding material 116, although this is not a requirement. The lower lead frame 102 may be designed in any suitable manner. In some embodiments, the entire lower lead frame 102 is electrically grounded.
The integrated circuit package 100 may include almost any number and type of passive devices 114a/114b (e.g., capacitors, inductors, diodes, resistors, etc.) In the illustrated embodiment, for example, an inductor (e.g., passive device 114a) is electrically attached to a top surface of the substrate 106, while multiple capacitors (e.g., passive device 114b) are attached to the top surface of the upper leadframe 104, although a wide variety of other arrangements are also possible. In this example, the inductor is electrically coupled through conductive paths in the substrate and/or the upper lead frame 104 to at least one of the integrated circuit dice 108. The capacitors are also electrically coupled with at least one of the integrated circuit dice 108 through the upper lead frame 104.
Referring next to
The outer leads 124, which are situated at the periphery of the upper lead frame, are arranged to electrically couple the upper lead frame 104 with an external device. The inner leads 120 are generally situated substantially inward and away from the outer leads 124 frame (e.g., at or closer to the center of the upper lead frame 104.) It should be appreciated that although
At step 202, a substrate 106 is attached to the upper lead frame 104.
The substrate 106 may be attached to the upper lead frame 104 in various ways, depending on the needs of a particular application. In the illustrated embodiment, for example, there are electrical contacts on the bottom surface 103 of the substrate. These electrical contacts are coupled to conductive paths that extend through the interior of the substrate. Solder is selectively dispensed at suitable locations to electrically and physically connect the electrical contacts of the substrate with at least some of the inner leads.
One or more electrical connectors are then optionally formed on the substrate (step 204 of
Afterward, one or more integrated circuit dice are attached to the upper lead frame 104 (step 206). This step may be performed in a wide variety of ways, depending on the needs of a particular application. In the embodiment illustrated in
Underfill material 112 is then applied below each integrated circuit die (step 208). The step may be performed using any technique and underfill material that are known to persons of ordinary skill in the field of semiconductor packaging. By way of example, an epoxy works well for various applications. In the illustrated embodiment of
Without the substrate 106, the application of the underfill material 112 would be more difficult or impossible. By being positioned flush against the upper lead frame 104, the substrate 106 helps prevent the underfill material 112 from escaping to the other side of the upper lead frame 104. That is, the openings 122 in the upper lead frame 104, which penetrate entirely through the upper lead frame 104, are at least partially sealed off at one end by the substrate 106. The underfill material 112 fills a recess 138 formed by this arrangement, passes through the openings 122 and comes in direct contact with the substrate 106.
In the example illustrated in
One or more passive devices (e.g., passive devices 114a and 114b) are then attached (step 212 of
At step 214 of
Although only a few embodiments of the invention have been described in detail, it should be appreciated that the invention may be implemented in many other forms without departing from the spirit or scope of the invention. In the foregoing description, many of the described lead frames include leads and/or contacts. In the context of this invention, the term lead is intended to encompass leads, contacts and other electrical interconnect structures that may be present within a lead frame. Although various specific designs are described in the specification and shown in the figures, it should be appreciated that the present invention also contemplates many variations on these designs. For example, the steps of the method illustrated in
Number | Name | Date | Kind |
---|---|---|---|
3902148 | Drees et al. | Aug 1975 | A |
5432358 | Nelson et al. | Jul 1995 | A |
5530282 | Tsuji | Jun 1996 | A |
5926695 | Chu et al. | Jul 1999 | A |
5994768 | Fogelson | Nov 1999 | A |
6061251 | Hutchison et al. | May 2000 | A |
6064115 | Moscicki | May 2000 | A |
6066515 | Schoenfeld et al. | May 2000 | A |
6072228 | Hinkle et al. | Jun 2000 | A |
6215176 | Huang et al. | Apr 2001 | B1 |
6372579 | Tung | Apr 2002 | B1 |
6448107 | Hong et al. | Sep 2002 | B1 |
6483180 | Bayan et al. | Nov 2002 | B1 |
6603072 | Foster et al. | Aug 2003 | B1 |
6781243 | Li et al. | Aug 2004 | B1 |
6861288 | Shim et al. | Mar 2005 | B2 |
7102209 | Bayan et al. | Sep 2006 | B1 |
7566966 | Chow et al. | Jul 2009 | B2 |
7612435 | Bayan et al. | Nov 2009 | B2 |
7923825 | Bayan et al. | Apr 2011 | B2 |
8269330 | Lee et al. | Sep 2012 | B1 |
20010018235 | Choi | Aug 2001 | A1 |
20020024857 | Stave | Feb 2002 | A1 |
20030038346 | Beer et al. | Feb 2003 | A1 |
20070001274 | Hinkle et al. | Jan 2007 | A1 |
20070132075 | Masumoto | Jun 2007 | A1 |
20080017907 | Otremba | Jan 2008 | A1 |
20080047740 | Lien et al. | Feb 2008 | A1 |
20080136003 | Pendse | Jun 2008 | A1 |
20110089546 | Bayan | Apr 2011 | A1 |
20110140249 | Lee et al. | Jun 2011 | A1 |
20120313229 | Lee et al. | Dec 2012 | A1 |
Number | Date | Country |
---|---|---|
06-177315 | Jun 1994 | JP |
Entry |
---|
Search Report dated Feb. 28, 2011 from International Application No. PCT/US2010/045802. |
Written Opinion dated Feb. 28, 2011 from International Application No. PCT/US2010/045802. |
Search Report dated Feb. 28, 2011 from International Application No. PCT/US2010/045803. |
Written Opinion dated Feb. 28, 2011 from International Application No. PCT/US2010/045803. |
Notice of Allowance dated Aug. 25, 2009 from U.S. Appl. No. 11/963,388. |
Office Action dated May 11, 2009 from U.S. Appl. No. 11/963,388. |
Notice of Allowance dated Feb. 15, 2011 from U.S. Appl. No. 12/553,919. |
Number | Date | Country | |
---|---|---|---|
20130045572 A1 | Feb 2013 | US |