1. Field of the Invention
This invention relates generally to insulated gate field-effect transistors (IGFETs).
2. Description of the Prior Art
Herbert et al., U.S. Pat. No. 5,912,490, discloses a FET structure having a reduced drain to gate capacitance by providing a buried shield plate underlying the gate and between the gate and drain of the transistor. Use of a buried shield between the gate and drain of a field effect transistor can reduce gate to drain capacitance and maximizes the frequency response of the IGFETs.
As a result of this improvement in frequency response, the breakdown voltage of drain to substrate is lowered.
It appears that a compromise needs to be made between the reduction of gate to drain capacitance to increase the frequency response and the breakdown voltage of drain to substrate.
The goal of the invention is directed to a MOSFET structure having higher operation voltage and higher breakdown capability, while keeping a high frequency behaviour and a high density.
In accordance with the invention, an IGFET device comprises: a semiconductor body having a major surface, a source region of first conductivity type abutting said surface, a drain region of said first conductivity-type abutting said surface and spaced from said source region with a channel therefrom, an active gate overlying said channel and insulated from the channel by a first dielectric material forming the gate oxide of the IGFET device, a dummy gate is positioned between said active gate and said drain and is insulated from the active gate by a second dielectric material so that a capacitance is formed between the active gate and the dummy gate, and is insulated from the drain region by said gate oxide, wherein the active gate and the dummy gate are forming the electrodes of said capacitance substantially perpendicular to said surface.
According to an aspect of the invention, the dummy gate and the active gate comprise a stack of multiple metal layers in parallel forming electrode of said capacitance.
Pursuant of another aspect of the invention said stack is connected to a polysilicon layer and the stack can be disposed on top of the polysilicon layer.
Advantageously, the invention can be applied to MOSFET and LDMOS transistors.
The
In accordance with the invention, a dummy gate 10 is provided between active gate 8 and the N+ doped region 7 of the drain, on top of the N− region 6. The gate oxide 9 is electrically isolating the dummy gate 10 from the N− region 6.
The active gate 8 and the dummy gate 10 are composed of a stack having a first layer of polysilicon 11, 12. On top of this polysilicon layer, metal contacts 13, 14, 15, 16 and metal layers 17, 18, 19, 20 are alternatively disposed.
Dielectric material 21 (e.g., silicon-nitride) is provided on the surface of the device with openings there through for forming a source contact 22, a gate contact 23 and a drain contact 24.
Superimposed on the section view of the structure, the equivalent electrical circuit is represented in
The N− region 6 is equivalent,
In an IGFET, the electrical conduction is normally from drain to source, in a conduction direction which is transverse to the direction of elongation of the gate conductor 8. Therefore, in a LDMOS such as the one described here, the source voltage is always at the lowest voltage, generally at GROUND level and the drain voltage is, in DC mode, at the supply voltage Vcc.
In a static view of operation of this transistor, two modes can be distinguished: a first mode where the voltage VG applied to the active gate 8 is higher than the threshold voltage VT of the transistor and a second mode where the voltage VG applied to the active gate 8 is below this threshold voltage VT.
In the first mode,
In the second mode,
Advantageously, the resistance of the N− region 6 is varying with the gate voltage: the resistance is low when the gate voltage Vg is above the threshold voltage Vt and the transistor is conducting and the resistance is high when the gate voltage Vg is below the threshold voltage Vt and the transistor is open.
A classical LDMOS structure is described, for instance, in M. D. Pocha, A. G. Gonzales, and R. W. Dutton, IEEE Trans. on Electron Devices, ED-21, 778 (1974). Compared to this structure, the variable resistance of the above described transistor boasts high-frequency operation as the transistor has a low resistance between drain and source when it is conducting. At the same time, the transistor has a high drain-breakdown voltage as the resistance is high when the transistor is open.
Fabrication of the device of
The
The first layer 12 of the dummy gate and first layer 11 of the active gate are made simultaneously of polysilicon.
The
Then a metal layer is deposited and etched,
A dielectric material 21 is deposited,
Depending on the technology used, more than 2 metal interconnection layers are commonly manufactured.
From the description here above, the person skilled in the art understands that any standard MOS technology with two or more conductive interconnection layers such as aluminum, copper or polysilicon layers and the like, can be used to implement the invention.
The choice of technology defines the number of metal layers which can be stacked as well as the distance between the layers of the active gate and the layers of the dummy gate. These two parameters and the characteristics of the dielectric material define the value of the capacitance formed by the active gate and the dummy gate and, consequently, the behavior of the transistor.
For instance, a 0.18 μm technology sees an improvement of the breakdown capability in RF from 7 Volts to over 12 Volts. For a 0.13 μm, an improvement is from 3 or 4 Volts to 8 Volts.
The description of this embodiment of the invention is based on a LDMOS transistor. However, the invention is not limited to this type of Field-Effect transistors but is useful in all types of IGFET.
For instance, another embodiment of this invention is illustrated in
For illustrative purposes, the stack of contacts and metal layers has been represented on top of each other above the transistor active area. However, some design rules for specific technologies forbid the implementation of a contact, or a via, directly above the polysilicon gate. The person skilled in the art understands that the shift of the contacts used to create the active and dummy gates outside the active area will not modify the operation of the transistor. Such an implementation is illustrated in
The person skilled in the art understands that the figures were drawn to illustrate the different embodiments and are not representative of the real dimension of the transistors or of the specificity of a particular technology. For instance, the gate oxide 9 of
The description is illustrative of the invention and is not to be construed as limiting the invention. Various modifications and applications may occur to those skilled in the art without departing from the invention as defined in the claims.
This application is a continuation of U.S. patent application Ser. No. 12/089,711, filed Apr. 10, 2008 now U.S. Pat. No. 8,008,731 entitled “IGFET Device Having a RF Capability,” which is a National Stage Application with a 371(c) date of Apr. 10, 2008 claiming priority of PCT/IB2005/003029 with an International Filing Date of Oct. 12, 2005.
Number | Name | Date | Kind |
---|---|---|---|
4228367 | Brown | Oct 1980 | A |
4255714 | Rosen | Mar 1981 | A |
4353036 | Hoover | Oct 1982 | A |
4523111 | Baliga | Jun 1985 | A |
4811075 | Eklund | Mar 1989 | A |
4841466 | Christopher | Jun 1989 | A |
5061903 | Vasile | Oct 1991 | A |
5126807 | Baba et al. | Jun 1992 | A |
5296400 | Park et al. | Mar 1994 | A |
5537078 | Strong | Jul 1996 | A |
5543643 | Kapoor | Aug 1996 | A |
5559049 | Cho | Sep 1996 | A |
5677927 | Fullerton et al. | Oct 1997 | A |
5898198 | Herbert et al. | Apr 1999 | A |
5912490 | Hebert et al. | Jun 1999 | A |
5969582 | Boesch et al. | Oct 1999 | A |
6061008 | Abbey | May 2000 | A |
6061555 | Bultman et al. | May 2000 | A |
6081159 | Kim et al. | Jun 2000 | A |
6088484 | Mead | Jul 2000 | A |
6222764 | Kelley et al. | Apr 2001 | B1 |
6242978 | Danielsons | Jun 2001 | B1 |
6275177 | Ho et al. | Aug 2001 | B1 |
6300835 | Seely et al. | Oct 2001 | B1 |
6304608 | Chen et al. | Oct 2001 | B1 |
6384688 | Fujioka et al. | May 2002 | B1 |
6414545 | Zhang | Jul 2002 | B1 |
6503782 | Casady et al. | Jan 2003 | B2 |
6535050 | Baudelot et al. | Mar 2003 | B2 |
6570518 | Riley et al. | May 2003 | B2 |
6600369 | Mitzlaff | Jul 2003 | B2 |
6614281 | Baudelot et al. | Sep 2003 | B1 |
6633195 | Baudelot et al. | Oct 2003 | B2 |
6703684 | Udrea et al. | Mar 2004 | B2 |
6784470 | Davis | Aug 2004 | B2 |
6967608 | Maloberti et al. | Nov 2005 | B1 |
7049669 | Ma et al. | May 2006 | B2 |
7162042 | Spencer et al. | Jan 2007 | B2 |
7259621 | Kusunoki et al. | Aug 2007 | B2 |
7312481 | Chen et al. | Dec 2007 | B2 |
7348826 | Klein et al. | Mar 2008 | B1 |
7378912 | Tanahashi et al. | May 2008 | B2 |
7522079 | Wu | Apr 2009 | B1 |
7554397 | Vitzilaios et al. | Jun 2009 | B2 |
7656229 | Deng et al. | Feb 2010 | B2 |
7679448 | McAdam et al. | Mar 2010 | B1 |
7808415 | Robbe et al. | Oct 2010 | B1 |
7863645 | Masliah et al. | Jan 2011 | B2 |
7952431 | Quack et al. | May 2011 | B2 |
7969243 | Bracale et al. | Jun 2011 | B2 |
7969341 | Robbe et al. | Jun 2011 | B2 |
8008731 | Masliah | Aug 2011 | B2 |
8159298 | Quack et al. | Apr 2012 | B2 |
8179197 | Bracale et al. | May 2012 | B2 |
8188540 | Masliah et al. | May 2012 | B2 |
8334178 | Masliah et al. | Dec 2012 | B2 |
20010024138 | Dohnke et al. | Sep 2001 | A1 |
20020058410 | Sung et al. | May 2002 | A1 |
20020093442 | Gupta | Jul 2002 | A1 |
20020094795 | Mitzlaff | Jul 2002 | A1 |
20020105360 | Kim et al. | Aug 2002 | A1 |
20020113650 | Kim et al. | Aug 2002 | A1 |
20020145170 | Murakami | Oct 2002 | A1 |
20030073269 | Tran | Apr 2003 | A1 |
20040248529 | Park | Dec 2004 | A1 |
20050007200 | Inoue et al. | Jan 2005 | A1 |
20050017298 | Xie et al. | Jan 2005 | A1 |
20050212583 | Pai | Sep 2005 | A1 |
20050285189 | Shibib et al. | Dec 2005 | A1 |
20050287966 | Yoshimi et al. | Dec 2005 | A1 |
20060228850 | Tsai et al. | Oct 2006 | A1 |
20070018865 | Chang et al. | Jan 2007 | A1 |
20070178856 | Mitzlaff et al. | Aug 2007 | A1 |
20070182485 | Ko | Aug 2007 | A1 |
20080031382 | Aoki | Feb 2008 | A1 |
20080079499 | Tsai | Apr 2008 | A1 |
20080291069 | Inukai et al. | Nov 2008 | A1 |
20080297386 | Maloberti et al. | Dec 2008 | A1 |
20090066549 | Thomsen et al. | Mar 2009 | A1 |
20090286492 | Mallet-Guy et al. | Nov 2009 | A1 |
20100026393 | Keerti et al. | Feb 2010 | A1 |
Number | Date | Country |
---|---|---|
2006009009 | Jan 1996 | EP |
2336485 | Oct 1999 | GB |
125022 | Sep 2001 | IL |
56165350 | May 1980 | JP |
03-099466 | Apr 1991 | JP |
10107214 | Apr 1998 | JP |
9956311 | Nov 1999 | WO |
0139451 | May 2001 | WO |
2006054148 | May 2006 | WO |
2007042850 | Apr 2007 | WO |
2007075759 | Jul 2007 | WO |
2008037650 | Apr 2008 | WO |
Entry |
---|
EP 05791809.6 Communication pursuant to Article 94(3) EPC, mailed Feb. 15, 2013. |
EP 12179276.6 Extended European Search Report, mailed Feb. 15, 2013. |
Jackel, L.D., et al., “CASFET: A MOSFET-JFET Cascode Device with Ultralow Gate Capacitance” IEEE Transactions on electron Devices, IEEE Service Center, Pisacataway, NJ, US col. ED-31, No. 12, Dec. 1984. |
EP 12179276.6 Applicants Response to the Extended European Search Report, submitted Jul. 10, 2013. |
U.S. Appl. No. 13/088,684, Sylvain Quack, Linearization Circuits and Methods for Power Amplification, filed Apr. 18, 2011. |
U.S. Appl. No. 12/951,958, Denis Masliah, High Breakdown Voltage Double-Gate Semiconductor Device, filed Nov. 22, 2010. |
U.S. Appl. No. 12/951,972, Denis Masliah, High Breakdown Voltage Double-Gate Semiconductor Device, filed Nov. 22, 2010. |
U.S. Appl. No. 12/771,339, Denis Masliah, RF Switches, filed Apr. 30, 2010. |
U.S. Appl. No. 13/107,411, Alexandre G. Bracale, Electronic circuits including a MOSFET and a dual-gate JFET, filed May 13, 2011. |
EP 05791809.6 Communication pursuant to Article 94(3) EPC, mailed Sep. 25, 2013. |
EP 05791809.6 Applicants Response to Article 94(3) EPC Communication, filed Apr. 16, 2013. |
EP12179276.6 Communication pursuant to Article 94(3) EPC, mailed Sep. 25, 2013. |
EP12179276.6 Applicant's Response to Article 94(3) EPC Communication, filed Jan. 15, 2014. |
Jacket, Lawrence D., et al., “CASFET: A MOSFET-JFET Cascode Device with Ultralow Gate Capacitance,” IEEE Transactions on Electron Devices, IEEE SErvice Center, Pisacataway, NJ, vol. ED-31, No. 12, Dec. 1, 1984, pp. 1752-1754. |
Temes, G. C., et al., “Delta Sigma Data Converters, Architectures for .delta.epsilon.DACs” Jan. 1, 1997, Delta-Sigma Data Converters, Theory, Design, and Simulation, New York, NY: IEEE, US, ISBN: 978-0-7803-1045-2, Ch. 10. |
Gautier, D., et al., “Improved Delta Sigma Modulators for High Speed Applications,” Acco Semiconductors, Mar. 25, 2009. |
Azakkour, A. et al., “Challenges for a new integrated Ultra-wideband (UWB) source,” IEEE, 2003 pp. 433-437. |
Azakkour, A. et al., “A new integrated moncycle generator and transmitter for Ultra-wideband (UWB) communications,” IEEE Radio Frequency Circuits Symposium, 2005 pp. 79-82. |
Choi, Y. H. et al., “Gated UWB Pulse Signal Generation,” IEEE, 2004 pp. 122-124. |
PCT/US2008/001938 Int'l Search Report and Written Opinion, Jun. 26, 2008. |
PCT/IB05/003426 Int'l Search Report, Mar. 20, 2006. |
PCT/IB05/003426 Written Opinion, May 16, 2007. |
PCT/IB05/003029 Int'l Search Report, Jul. 6, 2006. |
PCT/IB05/003029 Written Opinion, Mar. 12, 2008. |
PCT/US10/27921 Int'l Search Report and Written Opinion, May 10, 2010. |
PCT/US10/30770 Int'l Search Report and Written Opinion, Jun. 16, 2010. |
PCT/US10/041985 Int'l Search Report and Written Opinion, Sep. 9, 2010. |
PCT/US11/32488 Int'l Search Report and Written Opinion, Jun. 28, 2011. |
Vaes,H. M. J. et al., “High Voltage, High Current Lateral Devices,” IEDM Technical Digest, 1988, pp. 87-90. |
Pocha, Michael D. et al. “Threshold Voltage Controllability in Double-Diffused MOS Transistors,” IEEE Transactions on Electronic Devices, vol. ED-21, No. 12, Dec. 1994. |
EP 05791809.6 Communication pursuant to Article 94(3) EPC, mailed Aug. 17, 2010. |
EP 05791809.6 Applicant's Response to Article 94(3) EPC Communication, filed Feb. 23, 2011. |
Number | Date | Country | |
---|---|---|---|
20110278675 A1 | Nov 2011 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 12089711 | US | |
Child | 13189342 | US |