Claims
- 1. A nonvolatile memory, comprising:
- a volatile integrated circuit memory;
- a battery;
- a housing encapsulating and in contact with said volatile integrated circuit memory, said housing providing at least partial containment for said battery;
- a leadframe having a portion thereof enclosed within said housing, said leadframe having leads thereof extending from said housing for forming a set of dual in-line pins which receive primary power for supply to said volatile integrated circuit memory; and
- a switchover circuit positioned within said housing, said switchover circuit electrically connected to said battery and said volatile integrated circuit memory to provide power from said battery to said volatile integrated circuit memory when said primary power is not provided through said dual in-line pins to said volatile integrated circuit memory.
- 2. A nonvolatile memory as recited in claim 1 wherein said volatile integrated circuit memory and said switchover circuit are separate discrete devices.
- 3. A nonvolatile memory as recited in claim 1 wherein said switchover circuit is a diode electrically connected between said battery and a power terminal of said volatile integrated circuit memory.
- 4. A nonvolatile memory as recited in claim 1 wherein said switchover circuit prevents charging of said battery by said primary power.
- 5. A nonvolatile memory as recited in claim 1 wherein said volatile integrated circuit memory is positioned between said battery and said dual in-line pins.
- 6. A nonvolatile memory as recited in claim 1 wherein said switchover circuit is hermetically sealed in the same housing as said battery is contained.
- 7. A nonvolatile memory as recited in claim 6 wherein said switchover circuit is mounted to said leadframe.
- 8. A nonvolatile memory, comprising:
- a volatile integrated circuit memory;
- a battery;
- a housing encapsulating and in contact with said volatile integrated circuit memory, said housing providing containment for said battery;
- a leadframe having a portion thereof enclosed within said housing, said leadframe having leads thereof extending from said housing for forming a set of dual in-line pins which receive primary power for supply to said volatile integrated circuit memory;
- said battery having a disc shape and positioned in a plane offset from the plane of said volatile integrated circuit memory; and
- a switchover circuit positioned within said housing, said switchover circuit electrically connected to said battery and said volatile integrated circuit memory to provide power from said battery to said volatile integrated circuit memory when said primary power is not provided through said dual in-line pins to said volatile integrated circuit memory.
- 9. A nonvolatile memory as recited in claim 8 wherein said volatile integrated circuit memory and said switchover circuit are separate discrete devices.
- 10. A nonvolatile memory as recited in claim 8 wherein said switchover circuit is a diode electrically connected between said battery and a power terminal of said volatile integrated circuit memory.
- 11. A nonvolatile memory as recited in claim 8 wherein said switchover circuit prevents charging of said battery by said primary power.
- 12. A nonvolatile memory as recited in claim 8 wherein said volatile integrated circuit memory is positioned between said battery and said dual in-line pins.
- 13. A nonvolatile memory as recited in claim 8, wherein said switchover circuit is hermetically sealed in the same housing as said battery is contained.
- 14. A nonvolatile memory as recited in claim 13, wherein said switchover circuit is mounted to said leadframe.
- 15. A dual-in-line nonvolatile memory package, comprising:
- at least one battery;
- an integrated circuit memory chip adapted for storing data in a volatile manner, said chip having leads extending therefrom for providing power and signal access to memory circuits of said chip;
- a leadframe having inner terminal ends converging to a central area, the leads of said chip being connected to the inner ends of said leadframe, said leadframe having outer terminal ends which are formable into a dual-in-line configuration;
- a switchover circuit responsive to the absence of external power coupled to said memory package for coupling power from said battery to the nonvolatile memory circuits;
- an encapsulant formed around and in contact with said memory chip and the inner terminals of said leadframe so as to provide a hermetic seal to said memory chip and said leadframe extending from said encapsulant, said encapsulant having a cavity for holding said batteries and for supporting battery conductors which contact said battery, said battery conductors being electrically connected to said memory chip via said leadframe.
- 16. A nonvolatile memory package as recited in claim 15, wherein said battery conductors are supported by external surfaces of said encapsulant.
Parent Case Info
This is a continuation of application Ser. No. 846,510, filed Mar. 28, 1986, now U.S. Pat. No. 4,998,888 issued Mar. 12, 1991, which is a continuation of Ser. No. 633,374, filed July 23, 1984 (now abandoned), which is a continuation of Ser. No. 282,183, filed May 27, 1981 (now abandoned).
US Referenced Citations (30)
Foreign Referenced Citations (8)
Number |
Date |
Country |
2752385 |
Jan 1979 |
DEX |
5266281 |
Feb 1972 |
JPX |
1313718 |
Apr 1973 |
GBX |
1507036 |
Apr 1978 |
GBX |
1520573 |
Aug 1978 |
GBX |
1549191 |
Jul 1979 |
GBX |
1549307 |
Jul 1979 |
GBX |
1554013 |
Oct 1979 |
GBX |
Non-Patent Literature Citations (4)
Entry |
IBM Technical Disclosure Bulletin, vol. 15, No. 11, Apr. 1973, pp. 3408-3409. |
IBM Technical Disclosure Bulletin, vol. 15, No. 9, Feb. 1973, p. 2830. |
IBM Technical Disclosure Bulletin, vol. 14, No. 9, Feb. 1972, pp. 2712-2713. |
Effluent Monitoring for Nuclear Safeguards, by Luciano Stanchi, 1976 Nuclear Science Symposium. |
Continuations (3)
|
Number |
Date |
Country |
Parent |
846510 |
Mar 1986 |
|
Parent |
633374 |
Jul 1984 |
|
Parent |
282183 |
May 1981 |
|