With an increasing demand for higher performance and density, integrated circuit devices may continuously need to include more components and dies to meet the requirements of different applications. As such, components may be stacked on top of each other or placed closer on printed circuit boards to reduce device dimension and cost. For example, in a multi-die integrated circuit package, multiple dies may be stacked on top of each other.
However, the utilization of higher performing and higher powered integrated circuit devices may lead to heat dissipation problem. Excessive heat generated by the numerous dies in a multi-die integrated circuit package may cause components within the package to malfunction.
In accordance with the present invention, apparatuses and methods are provided for creating an integrated circuit package with improved heat dissipation.
It is appreciated that the present invention can be implemented in numerous ways, such as a process, an apparatus, a system, or a device. Several inventive embodiments of the present invention are described below.
A method of packaging integrated circuits is disclosed. The method includes attaching a first integrated circuit die to a top surface of a second integrated circuit die. A thermally conductive block is formed on a package substrate and a bottom surface of the second integrated circuit die is attached to the thermally conductive block. The method further includes attaching a heat spreader structure to a top surface of the first integrated circuit die and disposing a heat spreading lid over the package substrate.
A provided integrated circuit package may include a first die, a second die with opposing top and bottom surfaces and a package substrate with a plurality of thermally conductive vias. The first die is attached to the top surface of the second die. The integrated circuit package also includes a thermally conductive block on the package substrate over the thermally conductive vias. The thermally conductive block may be coupled to the bottom surface of the second die.
Another integrated circuit package may include a first die attached to a top surface of a second die and a substrate with a cavity. The cavity may contain a thermally conductive block. The thermally conductive block is attached to the bottom surface of the second die.
Further features of the invention, its nature and various advantages, will be more apparent from the accompanying drawings and the following detailed description of the preferred embodiments.
The embodiments provided herein include integrated circuit structures and packaging techniques for improved heat dissipation.
It will be obvious, however, to one skilled in the art, that the present exemplary embodiments may be practiced without some or all of these specific details. In other instances, well-known operations have not been described in detail in order not to obscure unnecessarily the present embodiments.
Die 104B may be disposed over thermally conductive block 106 to further dissipate heat from integrated circuit package 100. Underfill material 105 such as epoxy may be deposited on package substrate 100 to fill the gap under dies 104A-104B. Heat spreading lid 101 may be disposed over package substrate 102 and dies 104A-104B to allow heat to escape from integrated circuit package 100. Heat spreading lid 101 may substantially cover dies 104A-104B and a top surface of package substrate 102 to protect dies 104A-104B from external contaminants. Solder bumps or balls 103, disposed on the bottom surface of package substrate 102, may be used to connect integrated circuit package 100 to external circuitry.
In one embodiment, thermally conductive material may be placed on heat-generating integrated circuit components such as dies 104A and 104B to facilitate heat transfer. As an example, thermally conductive material 210A may be placed on the top surface of die 104A. Thermally conductive material 210A may also be used to fill the gap between die 104A and heat spreading lid 101 to increase thermal transfer efficiency. As an example, thermally conductive material 210A may be a thermal interface material (TIM). In another example, thermally conductive material 210B may be placed between die 104B and thermally conductive block 106. In one embodiment, thermally conductive material 210B may facilitate heat transfer, therefore allowing for better heat dissipation from die 104B.
Die 104A may be coupled to package substrate 102 through support members 209. In one embodiment, support members 209 may provide joint support between die 104A and package substrate 102. Signals from die 104A may travel to die 104B and package substrate 102 through support members 209 and solder bumps 240 (e.g., copper bumps). As an example, support pillars 410 may be copper posts.
Another support member (e.g., support member 210) may act as a communication pathway between die 104A and die 104B. Support members 210 may be copper pillars. For example, signals from die 104A may travel to die 104B via support members 210. It should be appreciated that support members 210 may be of different heights and diameters. It should also be appreciated that a variety of support members 209 and 210 having different configurations may be employed in this context. As an example, support members 209 and 210 may be microbumps.
In the embodiment of
Package substrate 102 may further include one or more layers of build-up film 212 that may cover the top and/or the bottom surface of package substrate 102. In one embodiment, build-up film 212 may include solder-resist ink. A more detailed description of the structure of package substrate 102 will be described later with reference to package substrate 300 of
Heat spreading lid 101 may be attached to package substrate 102 through adhesive 217. Adhesive 217 may be an epoxy in the form of paste or glue.
In the embodiment of
Adhesive 220 may be used to attach thermally conductive block 106 that may form in package substrate 102. Thermally conductive block 106 may act as a heat transfer element for die 104B. When thermally conductive block 106 is embedded in package substrate 102, thermally conductive vias 401 may be coupled to thermally conductive block 106. Thermally conductive vias 401 may directly transfer heat from thermally conductive block 106 out of integrated circuit package 201.
In the embodiment of
In some scenarios, lower profile integrated circuit packages may be provided.
It should be appreciated that for the sake of brevity, components already shown in integrated circuit package 100 of
When a cavity (e.g., cavity 301) is formed in package substrate 102, thermally conductive block 106 may be placed in the cavity. In one embodiment, thermally conductive block 106 may conduct heat from passive components that are embedded in or placed under die 104A to improve heat dissipation. The structure of cavity 301 of package substrate 102 will be described in detailed with reference to package substrate 300 of
An illustrative flowchart for packaging an integrated circuit in accordance with an embodiment of the present invention is shown in
At step 402, thermally conductive vias are formed in a package substrate. In the embodiment shown of
In another embodiment, parallel manufacturing processes may be adopted in integrated circuit packaging. For example, different packaging or manufacturing processes such as multi-die packaging process (e.g., step 401) and the manufacturing process of a package substrate (e.g., steps 401 and 402) may be performed in parallel to save time and cost.
At step 403, a thermally conductive block is formed on the package substrate. In the embodiment of
At step 404, in the embodiment of
At step 405, a bottom surface of the second die is attached to the thermally conductive block. An adhesive such as thermally conductive material 210B of
At step 406, a heat spreader structure is attached to a top surface of the first die. The heat spreader structure may dissipate heat from the first die. As shown in
At step 407, the package substrate is attached to a printed circuit substrate so that the thermally conductive vias of the package substrate are coupled to the heat dissipation paths of the printed circuit substrate. For example, in the embodiments of
An illustrative flowchart for packaging an integrated circuit in accordance with an embodiment of the present invention is shown in
At step 502, a cavity is formed in a package substrate. As shown in
A thermally conductive block may also be formed in the cavity at step 504. In one embodiment, a thermally conductive material may be disposed within cavity 301 of
In practice, one or more steps involving the same integrated components may be combined with other steps, performed in any suitable order, performed in parallel (e.g., simultaneously or substantially simultaneously), or removed. For example, steps 502-504 involve a package substrate and these steps may be combined and performed in parallel with step 501.
At step 505, thermally conductive material is deposited onto the surface of the thermally conductive block. At step 506, the bottom surface of the second die is attached to the thermally conductive block. As shown in the embodiment of
At step 507, a heat spreader structure is attached to a top surface of the first die. In the embodiment of
At step 508, the package substrate is attached to a printed circuit substrate so that the thermally conductive vias of the package substrate are coupled to the heat dissipation paths of the printed circuit substrate. In the embodiment of
An illustrative flowchart for packaging an integrated circuit with a cavity formed in a package substrate in accordance with an embodiment of the present invention is shown in
At step 601, a first die is attached to a top surface of a second die. Multiple support members may be placed between the first die and the second die to act as signal pathways and provide mechanical support. As shown in
At step 602, a cavity is formed in a package substrate. As shown in
At step 604, a thermally conductive material may be deposited onto the surface of thermally conductive block 106. Thermally conductive material 210B may provide uniform heat dissipation for the second die (e.g., die 104B of
At step 606, a heat spreading lid is attached to the top surface of the first die. In the embodiment of FIG. 2A, heat spreading lid 101 may be disposed over die 104A. The thermally conductive material 210A may be configured to have a uniform thickness to facilitate heat transfer from die 104A.
At step 607, the package substrate is attached to a printed circuit substrate. In one embodiment, the printed circuit substrate may be thermally conductive. In the embodiment of
The method and apparatus described herein may be incorporated into any suitable circuit. For example, the method and apparatus may be incorporated into numerous types of devices such as microprocessors or other integrated circuits. Exemplary integrated circuits include programmable array logic (PAL), programmable logic arrays (PLAs), field programmable logic arrays (FPGAs), electrically programmable logic devices (EPLDs), electrically erasable programmable logic devices (EEPLDs), logic cell arrays (LCAs), field programmable gate arrays (FPGAs), application specific standard products (ASSPs), application specific integrated circuits (ASICs), just to name a few.
The programmable logic device described herein may be part of a data processing system that includes one or more of the following components; a processor; memory; I/O circuitry; and peripheral devices. The data processing system can be used in a wide variety of applications, such as computer networking, data networking, instrumentation, video processing, digital signal processing, or any suitable other application where the advantage of using programmable or re-programmable logic is desirable. The programmable logic device can be used to perform a variety of different logic functions. For example, the programmable logic device can be configured as a processor or controller that works in cooperation with a system processor. The programmable logic device may also be used as an arbiter for arbitrating access to a shared resource in the data processing system. In yet another example, the programmable logic device can be configured as an interface between a processor and one of the other components in the system. In one embodiment, the programmable logic device may be one of the family of devices owned by the assignee.
Although the method operations were described in a specific order, it should be understood that other operations may be performed in between described operations, described operations may be adjusted so that they occur at slightly different times or described operations may be distributed in a system which allows the occurrence of the processing operations at various intervals associated with the processing, as long as the processing of the overlay operations are performed in a desired way.
The foregoing is merely illustrative of the principles of this invention and various modifications can be made by those skilled in the art without departing from the scope and spirit of the invention.
Number | Name | Date | Kind |
---|---|---|---|
5646828 | Degani et al. | Jul 1997 | A |
5726079 | Johnson | Mar 1998 | A |
5869894 | Degani et al. | Feb 1999 | A |
5883430 | Johnson | Mar 1999 | A |
6150724 | Wenzel et al. | Nov 2000 | A |
6265771 | Ference et al. | Jul 2001 | B1 |
6507115 | Hofstee et al. | Jan 2003 | B1 |
6632704 | Kumamoto et al. | Oct 2003 | B2 |
6768190 | Yang et al. | Jul 2004 | B2 |
6815829 | Shibata | Nov 2004 | B2 |
6825567 | Wang et al. | Nov 2004 | B1 |
6847105 | Koopmans | Jan 2005 | B2 |
6861761 | Yang et al. | Mar 2005 | B2 |
6963130 | Djekic | Nov 2005 | B1 |
6995463 | Sutardja | Feb 2006 | B1 |
6998292 | McDonough et al. | Feb 2006 | B2 |
7098542 | Hoang et al. | Aug 2006 | B1 |
7176579 | Konishi et al. | Feb 2007 | B2 |
7198980 | Jiang et al. | Apr 2007 | B2 |
7268426 | Warner et al. | Sep 2007 | B2 |
7646093 | Braunisch et al. | Jan 2010 | B2 |
7649249 | Noguchi | Jan 2010 | B2 |
7656030 | Osone et al. | Feb 2010 | B2 |
8110915 | Fowlkes et al. | Feb 2012 | B2 |
8183089 | Choi et al. | May 2012 | B2 |
8247900 | Yuan | Aug 2012 | B2 |
8472190 | Refai-Ahmed et al. | Jun 2013 | B2 |
8519537 | Jeng et al. | Aug 2013 | B2 |
20040217485 | Chung | Nov 2004 | A1 |
20060145328 | Hsu | Jul 2006 | A1 |
20080099891 | Kato et al. | May 2008 | A1 |
20090236706 | Chen | Sep 2009 | A1 |