Chanana, R.K., et al., “Effect of Annealing and Plasma Precleaning on the Electrical Properties of N2O/SiH4 PECVD Oxide as Gate Material in MOSFETs and CCDs,” Solid-State Electronics (Jul. 1993) vol. 36, No. (7):1021-1026. |
Fujino, K., et al., “Dependence of Deposition Rate on Base Materials in TEOS/O3 AP CVD,” VMIC Conference-Jun. 12-13, (Jun. 1990) pp.:187-193. |
Fujino, K., et al., “Dependence of Deposition Characteristics on Base Materials in TEOS and Ozone CVD at Atmospheric Pressure,” J. Electrochemical Society, (Feb. 1991) vol. 138, No. (2):550-554. |
Kwok, K., et al., “Surface Related Phenomena in Integrated PECVD/Ozone-TEOS SACVD Processes for Sub-Half Micron Gap Fill: Electrostatic Effects,” J. Electrochemical Society (Aug. 1994) vol. 141, No. (8):2172-2177. |
Matsuura, et al., “Substrate-Dependent Characteristics of APCVD Oxide Using TEOS and Ozone,” Extended Abstracts of the 22nd International Solid State Devices and Materials-Sendai, Hotel Sendai Plaza (Aug. 22-24, 1990) pp.:239-242. |
McInerney, et al., “A Planarized SiO2 Interlayer Dielectric With Bias-CVD,” IEEE Transactions on Electron Devices, (Mar. 1987) vol. ED-34, No. (3):615-619. |