Method for etching features in a stack

Information

  • Patent Grant
  • 10847374
  • Patent Number
    10,847,374
  • Date Filed
    Tuesday, October 31, 2017
    7 years ago
  • Date Issued
    Tuesday, November 24, 2020
    4 years ago
Abstract
A method for etching features in a stack below a carbon containing mask is provided. The stack is cooled to a temperature below −20° C. An etch gas is provided comprising a free fluorine providing component, a hydrogen containing component, a hydrocarbon containing component, and a fluorocarbon containing component. A plasma is generated from the etch gas. A bias is provided with a magnitude of at least about 400 volts to accelerate ions from the plasma to the stack. Features are selectively etched in the stack with respect to the carbon containing mask.
Description
INCORPORATION BY REFERENCE

The present disclosure incorporates by reference for all purposes the patent application entitled “GAS ADDITIVES FOR SIDEWALL PASSIVATION DURING HIGH ASPECT RATIO CRYOGENIC ETCH” by Hudson et al. filed on Mar. 30, 2017, U.S. application Ser. No. 15/475,021.


BACKGROUND
Field

The disclosure relates to a method of forming semiconductor devices on a semiconductor wafer. More specifically, the disclosure relates to etching a stack in the formation of memory.


In forming semiconductor devices, etch layers may be etched to form memory holes or lines. Some semiconductor devices may be formed by etching a stack of bilayers of silicon oxide and silicon nitride (ONON). Such stacks may be used in memory applications, such as in forming dynamic random access memory (DRAM) and three dimensional “negative and” gates (3D NAND).


SUMMARY

To achieve the foregoing and in accordance with the purpose of the present disclosure, a method for etching features in a stack below a carbon containing mask is provided. The stack is cooled to a temperature below −20° C. An etch gas is provided comprising a free fluorine providing component, a hydrogen containing component, a hydrocarbon containing component, and a fluorocarbon containing component. A plasma is generated from the etch gas. A bias is provided with a magnitude of at least about 400 volts to accelerate ions from the plasma to the stack. Features are selectively etched in the stack with respect to the carbon containing mask.


These and other features of the present disclosure will be described in more details below in the detailed description and in conjunction with the following figures.





BRIEF DESCRIPTION OF THE DRAWINGS

The present disclosure is illustrated by way of example, and not by way of limitation, in the figures of the accompanying drawings and in which like reference numerals refer to similar elements and in which:



FIG. 1 is a high level flow chart of an embodiment.



FIGS. 2A-B are schematic cross-sectional views of a stack processed according to an embodiment.



FIG. 3 is a schematic view of a etch chamber that may be used in an embodiment.



FIG. 4 is a schematic view of a computer system that may be used in practicing an embodiment.





DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

The present disclosure will now be described in detail with reference to a few preferred embodiments thereof as illustrated in the accompanying drawings. In the following description, numerous specific details are set forth in order to provide a thorough understanding of the present disclosure. It will be apparent, however, to one skilled in the art, that the present disclosure may be practiced without some or all of these specific details. In other instances, well known process steps and/or structures have not been described in detail in order to not unnecessarily obscure the present disclosure.



FIG. 1 is a high level flow chart of an embodiment. In this embodiment, a stack is placed in an etch chamber (step 104). The stack is disposed below a carbon containing patterned mask. The stack is cooled to a temperature below −20° C. (step 108). An etch gas is provided by flowing the etch gas into the etch chamber, wherein the etch gas comprises a free fluorine providing component, a hydrogen containing component, a hydrocarbon containing component, and a fluorocarbon containing component (step 112). The etch gas is formed into an etch plasma (step 116). The stack is exposed to the plasma (step 120). A bias is provided with a magnitude of at least 400 volts to accelerate ions from the plasma to the stack (step 124). The stack is selectively etched with respect to the carbon containing patterned mask by the etch plasma (step 128). The stack is removed from the etch chamber (step 132).


EXAMPLE

In an exemplary embodiment, a stack is placed in an etch chamber (step 104). FIG. 2A is a schematic cross-sectional view of a stack 200, which in this embodiment comprises a substrate 208 under a plurality of bilayers 212, which is disposed below a carbon containing patterned mask 216. In this example, one or more layers may be disposed between the substrate 208 and the plurality of bilayers 212 or the plurality of bilayers 212 and the carbon containing patterned mask 216. However, this embodiment does not have a silicon containing mask above the plurality of bilayers 212 or above the carbon containing patterned mask 216. In this example, the carbon containing patterned mask 216 is amorphous carbon. In this example, patterned mask pattern provides mask features 220 for high aspect ratio contacts. In some embodiments, the mask features are formed before the substrate is placed in the etch chamber. In other embodiments, the mask features 220 are formed while the substrate is in the etch chamber. In this embodiment, the plurality of bilayers 212 are bilayers of a layer of silicon oxide 224 and a layer of silicon nitride 228.



FIG. 3 is a schematic view of an etch reactor that may be used in an embodiment. In one or more embodiments, an etch reactor 300 comprises a gas distribution plate 306 providing a gas inlet and an electrostatic chuck (ESC) 308, within an etch chamber 349, enclosed by a chamber wall 352. Within the etch chamber 349, a stack 200 is positioned on over the ESC 308. The ESC 308 may provide a bias from the ESC source 348. An etch gas source 310 is connected to the etch chamber 349 through the distribution plate 306. An ESC temperature controller 350 is connected to a chiller 314. In this embodiment, the chiller 314 provides a coolant to channels 312 in or near the ESC 308. A radio frequency (RF) source 330 provides RF power to a lower electrode and/or an upper electrode, which in this embodiment are the ESC 308 and the gas distribution plate 306. In an exemplary embodiment, 400 kHz, 60 MHz, and optionally 2 MHz, 27 MHz power sources make up the RF source 330 and the ESC source 348. In this embodiment, the upper electrode is grounded. In this embodiment, one generator is provided for each frequency. In other embodiments, the generators may be in separate RF sources, or separate RF generators may be connected to different electrodes. For example, the upper electrode may have inner and outer electrodes connected to different RF sources. Other arrangements of RF sources and electrodes may be used in other embodiments. A controller 335 is controllably connected to the RF source 330, the ESC source 348, an exhaust pump 320, and the etch gas source 310. An example of such a etch chamber is the Exelan Flex™ etch system manufactured by Lam Research Corporation of Fremont, Calif. The process chamber can be a CCP (capacitive coupled plasma) reactor or an ICP (inductive coupled plasma) reactor.



FIG. 4 is a high level block diagram showing a computer system 400, which is suitable for implementing a controller 335 used in embodiments. The computer system may have many physical forms ranging from an integrated circuit, a printed circuit board, and a small handheld device up to a huge super computer. The computer system 400 includes one or more processors 402, and further can include an electronic display device 404 (for displaying graphics, text, and other data), a main memory 406 (e.g., random access memory (RAM)), storage device 408 (e.g., hard disk drive), removable storage device 410 (e.g., optical disk drive), user interface devices 412 (e.g., keyboards, touch screens, keypads, mice or other pointing devices, etc.), and a communication interface 414 (e.g., wireless network interface). The communication interface 414 allows software and data to be transferred between the computer system 400 and external devices via a link. The system may also include a communications infrastructure 416 (e.g., a communications bus, cross-over bar, or network) to which the aforementioned devices/modules are connected.


Information transferred via communications interface 414 may be in the form of signals such as electronic, electromagnetic, optical, or other signals capable of being received by communications interface 414, via a communication link that carries signals and may be implemented using wire or cable, fiber optics, a phone line, a cellular phone link, a radio frequency link, and/or other communication channels. With such a communications interface, it is contemplated that the one or more processors 402 might receive information from a network, or might output information to the network in the course of performing the above-described method steps. Furthermore, method embodiments may execute solely upon the processors or may execute over a network such as the Internet, in conjunction with remote processors that share a portion of the processing.


The term “non-transient computer readable medium” is used generally to refer to media such as main memory, secondary memory, removable storage, and storage devices, such as hard disks, flash memory, disk drive memory, CD-ROM and other forms of persistent memory and shall not be construed to cover transitory subject matter, such as carrier waves or signals. Examples of computer code include machine code, such as produced by a compiler, and files containing higher level code that are executed by a computer using an interpreter. Computer readable media may also be computer code transmitted by a computer data signal embodied in a carrier wave and representing a sequence of instructions that are executable by a processor.


After the stack 200 has been placed into the etch chamber 300, the stack is cooled to a temperature below −20° C. (step 108). An etch gas comprising a free fluorine providing component, a hydrogen containing component, a hydrocarbon containing component, and a fluorocarbon containing component is flowed into the etch chamber (step 112). In this example, the etch gas is 2-150 sccm NF3, 20-300 sccm H2, 2-40 sccm CF3I, 10-60 sccm CH3F, and 0-100 sccm CH2F2. In this example, a pressure of 5 to 60 mTorr is provided. The etch gas is formed into an etch plasma (step 116). This may be accomplished by providing an excitation RF with a frequency of 60 MHz at 200 to 8000 watts. The stack 200 is exposed to the plasma (step 120). A bias with a magnitude of at least about 400 volts is provided (step 124). In this embodiment, the high bias is provided by providing an RF with a frequency of 400 kHz at 2 kW to 18 kW. The bias causes ions to be accelerated to the stack 200 causing the selective etching of high aspect ratio etch features into the stack 200 with respect to the carbon containing patterned mask (step 128). The plasma is maintained for 180 to 3600 seconds. The etch is able to etch both the silicon oxide and silicon nitride layers. The substrate is then removed from the etch chamber (step 132).



FIG. 2B is a cross-sectional view of the stack 200 after the contacts 232 have been etched. The contacts are high aspect ratio contacts. Preferably, the high aspect ratio contacts have a height to CD width ratio of greater than 100:1. More preferably, the contacts have a etch depth to neck aspect ratio of greater than 30:1.


The etch process is able to selectively etch the silicon oxide and silicon nitride layers with respect to amorphous carbon with a selectivity of greater than 5:1, while etching high aspect ratio features. The resulting features also have reduced bowing, striation, distorting, capping, and tapering. In addition, this embodiment allows the use of a carbon containing patterned mask, such as amorphous carbon, without requiring a silicon containing mask such as polysilicon, which reduces costs and defects.


Previous processes that use an etch, where the stack is processed at a temperature above −20° C., relied on a fluorocarbon chemistry to etch and provide sidewall protection. Such a process resulted in a mask to silicon oxide and silicon nitride etch selectivity of less than 5:1. Sidewall protection was provided by polymer deposition, which is controlled by the concentration of carbon, where a higher concentration of carbon increases sidewall deposition, and by oxygen, where a higher concentration of oxygen consumes the deposited polymer. The higher concentration of oxygen also increased the consumption of the mask. Some previous processes used a silicon containing mask.


The above embodiment increases etch rate and improves contact shape/striation compared to a conventional approach. Without being bound by theory, it is proposed that a fluorine-rich fluorocarbon polymer at the high aspect ratio etch front is enabled by the lower wafer temperature. This increases the silicon oxide and silicon nitride etch rate, while building up less carbon at the etch front. A reduced carbon-rich polymer buildup at the etch front also improves contact shape and reduces sidewall striation. In addition, the higher selectivity of silicon oxide and silicon nitride to carbon mask could be achieved. This allows for the use of a thinner carbon containing mask, which improves control and performance of the carbon mask open process.


In some embodiments, to cool the stack to a temperature below −20° C., the electrostatic chuck is cooled to a temperature below −60° C. In other embodiments, it is believed that when the chuck is cooled to a temperature between −30° C. to −200° C. the process is improved. In other embodiments, the chuck is cooled to a temperature below −40° C. to −200° C. In some embodiments, the stack is cooled to a temperature between −30° C. to −200° C.


In some embodiments, the etch gas comprises a free fluorine providing component, a hydrogen containing component, a hydrocarbon containing component, and a fluorocarbon containing component and an iodine containing component. A free fluorine providing component is defined as a component that will normally break down in plasma to provide free-fluorine, such as NF3 and SF6. Hydrogen containing components are preferably H2, CH3F and CH2F2. In addition, various components may form a single polyatomic molecule. For example, CF3I may provide both the fluorocarbon containing component and the iodine containing component. In addition, a hydrofluorocarbon-containing component may provide the hydrocarbon containing component and the fluorocarbon containing component. Iodine containing components may be selected from the group comprising at least one of trifluoroiodomethane (CF3I), pentafluoroiodoethane (C2IF5), tetrafluorodiiodoethane (C2I2F4). Without being bound by theory, it is believed that the iodine from the iodine containing component provides an improved sidewall passivation, which helps to reduce bowing. By using a low substrate temperature in combination with certain reactants, a high quality protective film can be formed on sidewalls of the partially etched features during etching. The low temperature also allows some embodiments where the etch gas is oxygen free and free from both C4F8, C4F6, and C3F8. In other embodiments, the etch gas comprises NF3, H2, CF3I, CH3F, and CH2F2. In some of the embodiments, the etch gas further comprises at least one of C4F8, C4F6, C3F8, SF6, CF4, CH4, or CHF3.


The ONON stack may be etched to form contact holes or trenches in making a 3D NAND memory device. Other embodiments may etch contact holes to be used in MOC and MOA, which are first metal contacts used to control 3D NAND junctions. Other embodiments may be used for DRAM Capacitor etching. Embodiments provide for a CD less than 100 nm with an etch depth of greater than 20 microns. In other embodiments, the etch depth is greater than 3 microns. Such embodiments allow the etching of at least 48 bilayers of silicon oxide and silicon nitride in a single etch step using a single amorphous carbon mask with a thickness of less than 1 microns.


In some embodiments, the stack may be a single layer of silicon oxide or silicon nitride. In other embodiments, the stack may be a single layer or multiple layers of other silicon containing materials.


The above embodiment used a bias with a magnitude of at least 400 volts. It has been found that a bias with a magnitude of at least 1000 volts would provide an improved etch. It is believed that a bias with a magnitude of at least 2000 volts would provide a further improved etch. Without being bound by theory it is believed that the higher bias would allow for a higher aspect ratio etch, while taking advantage of other features, which allows for the use of an amorphous carbon mask and reducing striation and bowing.


In some embodiments, liquid nitrogen is used as a coolant that is flowed through the chuck or bottom electrode to provide cooling. In other embodiments, liquid Vertel Sinera™ manufactured by DuPont Corporation of Wilmington, Del. may be used as the coolant.


While this disclosure has been described in terms of several preferred embodiments, there are alterations, modifications, permutations, and various substitute equivalents, which fall within the scope of this disclosure. It should also be noted that there are many alternative ways of implementing the methods and apparatuses of the present disclosure. It is therefore intended that the following appended claims be interpreted as including all such alterations, modifications, permutations, and various substitute equivalents as fall within the true spirit and scope of the present disclosure.

Claims
  • 1. A method for etching features in a stack below an amorphous carbon mask, comprising: cooling the stack to a temperature below −20° C.;providing an etch gas mixture comprising a free fluorine providing component gas, a H2 gas, and a gas mixture comprising, a hydrocarbon containing component and a fluorocarbon containing component, wherein the fluorocarbon containing component comprises one of a fluorocarbon gas, hydrofluorocarbon gas or a gas of a fluorocarbon with an iodine component;generating a plasma from the etch gas mixture;providing a bias with a magnitude of at least about 400 volts to accelerate ions from the plasma to the stack; andselectively etching features in the stack with respect to the amorphous carbon mask.
  • 2. The method, as recited in claim 1, wherein the etch gas mixture further comprises an iodine containing component.
  • 3. The method, as recited in claim 1, wherein the etch gas mixture is oxygen free and free from both C4F8 and C4F6.
  • 4. The method, as recited in claim 1, wherein the etch gas mixture comprises NF3, H2, CF3I, CH3F, and CH2F2.
  • 5. The method, as recited in claim 4, wherein the etch gas mixture further comprises at least one of C4F8, C3F8, C4F6, SF6, O2, CF4, CH4, or CHF3.
  • 6. The method, as recited in claim 1, wherein the stack is supported on a chuck in an etch chamber, the method further comprising cooling the chuck to a temperature below −40° C.
  • 7. The method, as recited in claim 1, wherein and the stack includes a plurality of silicon oxide and silicon nitride bilayers.
  • 8. The method, as recited in claim 7, wherein the plurality of silicon oxide and silicon nitride bilayers include at least 48 bilayers.
  • 9. The method, as recited in claim 7, wherein the stack does not have a silicon containing mask.
  • 10. The method, as recited in claim 1, wherein the etch gas mixture further comprises NF3.
  • 11. The method, as recited in claim 1, wherein the etch gas mixture further comprises CF3I.
  • 12. The method, as recited in claim 1, wherein the features have a depth to neck aspect ratio of at least 30:1.
  • 13. The method, as recited in claim 1, wherein the etch gas mixture further comprises at least one of NF3 or SF6.
US Referenced Citations (109)
Number Name Date Kind
3704511 Hooker Dec 1972 A
3899711 Lemmond Aug 1975 A
4200794 Newberry et al. Apr 1980 A
4419580 Walker et al. Dec 1983 A
4873445 Le Jeune Oct 1989 A
4894696 Takeda Jan 1990 A
5284544 Mizutani et al. Feb 1994 A
5767018 Bell Jun 1998 A
5948704 Benjamin et al. Sep 1999 A
6176667 Fairbairn et al. Jan 2001 B1
6235643 Mui May 2001 B1
6547977 Yan Apr 2003 B1
6617595 Okunuki Sep 2003 B1
6841943 Vahedi et al. Jan 2005 B2
7037846 Srivastava et al. May 2006 B2
7105390 Brask et al. Sep 2006 B2
7416989 Liu et al. Aug 2008 B1
7732728 Dhindsa et al. Jun 2010 B2
7740736 Fischer et al. Jun 2010 B2
7951683 Shanker May 2011 B1
7977249 Liu et al. Jul 2011 B1
7977390 Ji et al. Jul 2011 B2
7981763 van Schravendijk et al. Jul 2011 B1
8058179 Draeger et al. Nov 2011 B1
8187486 Liu et al. May 2012 B1
8552334 Tappan et al. Oct 2013 B2
8608973 Guha Dec 2013 B1
8617411 Singh Dec 2013 B2
8658511 Fulgenico Feb 2014 B1
9378971 Briggs et al. Jun 2016 B1
9384998 Hudson et al. Jul 2016 B2
9406535 Berry, III et al. Aug 2016 B2
9536748 Berry, III et al. Jan 2017 B2
9543148 Hudson et al. Jan 2017 B1
9543158 Hudson et al. Jan 2017 B2
9548188 Hausmann Jan 2017 B2
9620377 Hudson et al. Apr 2017 B2
9887097 Hudson Feb 2018 B2
9997372 Briggs et al. Jun 2018 B2
9997373 Hudson Jun 2018 B2
20030003755 Donohoe Jan 2003 A1
20030168588 Brailove et al. Sep 2003 A1
20040084410 Lenz May 2004 A1
20050136682 Hudson et al. Jun 2005 A1
20050199822 Saini et al. Sep 2005 A1
20050211926 Ito et al. Sep 2005 A1
20060121721 Lee et al. Jun 2006 A1
20060192104 Schultz et al. Aug 2006 A1
20060226120 Rusu Oct 2006 A1
20070026677 Ji et al. Feb 2007 A1
20070049018 Sandhu Mar 2007 A1
20070063337 Schubert et al. Mar 2007 A1
20070068624 Jeon et al. Mar 2007 A1
20070181820 Hwang et al. Aug 2007 A1
20080132046 Walther Jun 2008 A1
20080179186 Shimura et al. Jul 2008 A1
20080286978 Chen et al. Nov 2008 A1
20090163035 Romano et al. Jun 2009 A1
20090203218 Matsuyama Aug 2009 A1
20090275202 Tanaka et al. Nov 2009 A1
20100009543 Cho Jan 2010 A1
20100173494 Kobrin Jul 2010 A1
20110100954 Satake et al. May 2011 A1
20110151670 Lee et al. Jun 2011 A1
20110201208 Kawakami Aug 2011 A1
20110207323 Ditizio Aug 2011 A1
20120288799 Takase et al. Nov 2012 A1
20130137275 Tong May 2013 A1
20130157470 Watanabe et al. Jun 2013 A1
20130216959 Tanaka et al. Aug 2013 A1
20130316518 Hollister et al. Nov 2013 A1
20140021343 Kirkpatrick et al. Jan 2014 A1
20140038412 Hu et al. Feb 2014 A1
20140043216 Tang Feb 2014 A1
20140065838 Ellinger et al. Mar 2014 A1
20140076716 Gorokhovsky et al. Mar 2014 A1
20140220785 Watanabe et al. Aug 2014 A1
20140335679 Liu Nov 2014 A1
20140356985 Ricci et al. Dec 2014 A1
20150050807 Wu et al. Feb 2015 A1
20150083582 Dhindsa et al. Mar 2015 A1
20150179393 Colvin et al. Jun 2015 A1
20150270140 Gupta Sep 2015 A1
20150311292 Srinivasan et al. Oct 2015 A1
20150348792 Lee Dec 2015 A1
20160049281 Berry, III et al. Feb 2016 A1
20160064232 Berry, III et al. Mar 2016 A1
20160064260 Berry, III et al. Mar 2016 A1
20160111294 Berry, III et al. Apr 2016 A1
20160163556 Briggs et al. Jun 2016 A1
20160163557 Hudson et al. Jun 2016 A1
20160163558 Hudson et al. Jun 2016 A1
20160163561 Hudson et al. Jun 2016 A1
20160181117 Arghavani Jun 2016 A1
20160218015 Oomori Jul 2016 A1
20160260617 Hudson et al. Sep 2016 A1
20160260620 Briggs et al. Sep 2016 A1
20160268141 Hudson Sep 2016 A1
20160307781 Berry, III et al. Oct 2016 A1
20160343580 Hudson Nov 2016 A1
20160351407 Sawataishi Dec 2016 A1
20160379856 Tomura Dec 2016 A1
20170062181 Berry, III et al. Mar 2017 A1
20170076945 Hudson et al. Mar 2017 A1
20170076955 Hudson et al. Mar 2017 A1
20170170026 Hudson et al. Jun 2017 A1
20170178920 Dole et al. Jun 2017 A1
20170229316 Surla Aug 2017 A1
20180286707 Hudson et al. Oct 2018 A1
Foreign Referenced Citations (7)
Number Date Country
1157511 Nov 1983 CA
1184239 Mar 1985 CA
1661762 Aug 2005 CN
06-208837 Jul 1994 JP
10-2006-0030717 Apr 2006 KR
10-2011-0097193 Aug 2011 KR
2013012620 Jan 2013 WO
Non-Patent Literature Citations (16)
Entry
S. Wolf and R.N. Tauber, (Silicon Processing for the VLSI Era, vol. 1—Process Technology, Lattice Press, 1986)(pp. 542-557) (Year: 1986).
Nikolaos V. Mantzaris et al. (Radio-frequency plasmas in CF 4: Self-consistent modeling of the plasma physics and chemistry, J. Appl. Phys. n (12). Jun. 15, 1995 (pp. 6169-6180)) Used Only As Evidence. (Year: 1995).
Jim McVittie “Tutorial on Using RF to Control DC Bias” (2007) found in Web-page “https://nccavs-usergroups.avs.org/wp-content/uploads/PAG2007/PEUG_07_5_McVittie.pdf” Used Only As Evidence. (Year: 2007).
Hanson et al. (2003) “Bonding Self-Assembled, Compact Organophosphonate Monolayers to the Native Oxide Surface of Silicon,” J. Am. Chem. Soc.,125(51): 16074-16080.
Jung et al. (2005) “Vapor-Phase Self-Assembled Monolayer for Improved Mold Release in Nanoimprint Lithography,” Langmuir, 21(4):1158-1161.
Yang et al. (2006) “CVD Growth Kinetics of HfB2 Thin Films from the Single-Source Precursor Hf(BH4)4,” Chem. Mater., American Chemical Society, 18(21):5088-5096.
Yanguas-Gil et al. (Sep./Oct. 2009) “Highly conformal film growth by chemical vapor deposition. II. Conformality enhancement through growth inhibition,” Journal of Vacuum Science & Technology A, 27(5):1244-1248.
Zhuang et al. (2006) “Thermal stability of vapor phase deposited self-assembled monolayers for MEMS anti-stiction,” J. Micromech. Microeng., 16:2259-2264.
Zhou, Han and Bent, Stacey F. (Jul./Aug. 2013) “Fabrication of organic interfacial layers by molecular layer deposition: Present status and future opportunities,” Journal of Vacuum Science Technology A, American Vacuum Society, 31(4), 040801-1-040801-18.
Ohiwa, et al. (1992) “SiO2 Tapered Etching Employing Magnetron Discharge of Fluorocarbon Gas,” Jpn. J. Appl. Phys., vol. 31, Part 1, No. 2A, pp. 405-410.
Ohiwa, et al. (1990) “SiO2 Tapered Etching Employing Magnetron Discharge,” Dry Process Symposium, V-3, pp. 105-109.
Engelhardt, et al. (1988) “Deep Trench Etching Using CBrF3 and CBrF3/Chlorine Gas Mixture,” Siemens AG, Otto-Hahn-Ring, 8000 Munich 83, Germany, pp. 48-54.
Matsuo, S., “Selective Etching of Si Relative to SiO2 Without Undercutting by CBrF3 Plasma,” American Institute of Physics, Appl. Phys. Lett., 36(9), May 1, 1980, 4 pp.
Briggs et al. U.S. Appl. No. 15/069,022, filed May 10, 2017.
Notice of Allowance for Briggs et al. U.S. Appl. No. 15/069,022, filed May 10, 2017.
Office Action from U.S. Appl. No. 15/903,865 dated Sep. 27, 2018.
Related Publications (1)
Number Date Country
20190131135 A1 May 2019 US