1. Field of the Invention
The present invention relates to the design of semiconductor light-emitting devices. More specifically, the present invention relates to a technique for epitaxially fabricating an n-type nitride semiconductor material with high-quality crystalline and electrical properties and a method for fabricating semiconductor light-emitting devices using such n-type nitride semiconductor material which exhibits high luminance efficiency and reliability.
2. Related Art
Compared with traditional lighting technologies, light emitting diodes (LED) have many advantages including less electrical power consumption, higher efficiency, a longer life span, and better performance. In addition, LEDs are less affected by shock, vibration, and temperature variation. As a result, LED technology has been employed in a wide variety of applications, such as video display, mobile electronic products, and point light sources. Researches in the fabrication of LED devices have demonstrated that Group III-V nitride compounds (e.g., GaN, InN, and AlN) and alloys (e.g., AlGaN, InGaN, and AlGAlnN) can generate efficient luminescence.
One crucial element in the fabrication of a light-emitting device is the design and quality of the active region in a light-emitting device. When p-type and n-type semiconductor materials are interfaced with each other, the junction exhibits a property different from that of either type of material alone. More specifically, when forward-bias is applied to the P-N interface region, the carriers (i.e., holes from the p-type layer and electrons from the n-type layer) recombine in the active region and thus energy is released in the form of photons. Typically, the active region is formed by a multi-quantum-well (MQW) structure between the p-type layer and the n-type layer, and it facilitates higher carrier density and hence an increased recombining rate of the carriers. The faster the carriers recombine, the more efficient a light-emitting device becomes.
It is generally desirable to have LEDs that exhibit a small turn-on voltage. When an LED is reverse biased, on the other hand, it is preferred to have the highest possible reverse breakdown voltage so as to increase the reliability of the LED.
One embodiment of the present invention provides a method for fabricating a group III-V n-type nitride structure. The method includes fabricating a growth Si substrate and then depositing a group III-V n-type layer above the Si substrate using silane gas (SiH4) as a precursor at a flow rate set to a first predetermined value corresponding to a first carrier density. Subsequently, the SiH4 flow rate is reduced to a second predetermined value corresponding to a second carrier density during the fabrication of the n-type layer, wherein the second carrier density is less than the first carrier density. The method also comprises forming a multi-quantum-well active region above the n-type layer. In addition, the flow rate is reduced over a predetermined period of time, and the second predetermined value is reached at a predetermined, sufficiently small distance from the interface between the n-type layer and the active region.
In a variation of this embodiment, the second carrier density is approximately one-tenth of the first carrier density.
In a further variation, the first predetermined value is approximately carrier density is approximately 1×1018 cm-3 to 1×1019 cm-3.
In a further variation, the second carrier density is approximately 2×1017 cm-3 and 8×1017 cm-3.
In a variation of this embodiment, the predetermined period of time is approximately 1,000 seconds.
In a variation of this embodiment, the flow rate is reduced linearly based on a substantially constant reduction speed or non-linearly based on a varying reduction speed.
In a variation of this embodiment, the predetermined distance is less than or equal to 1,000 angstroms.
In a variation of this embodiment, the predetermined distance is greater than or equal to 100 angstroms.
The drawings accompanying and forming part of this specification are included to depict certain aspects of the invention. The invention may be better understood by reference to one or more of these drawings in combination with the description presented herein. It should be noted that the features illustrated in the drawings are not necessarily drawn to scale.
The following description is presented to enable any person skilled in the art to make and use the invention, and is provided in the context of a particular application and its requirements. Various modifications to the disclosed embodiments will be readily apparent to those skilled in the art, and the general principles defined herein may be applied to other embodiments and applications without departing from the scope of the present invention. Thus, the present invention is not limited to the embodiments shown, but is to be accorded the widest scope consistent with the claims.
During the process of depositing the n-type layer in a GaN-based LED, ammonia gas (NH3) or silane (SiH4) is often used as a precursor for the donor material. While both NH3 and SiH4 facilitate the creation of an LED structure with a high reverse breakdown voltage and good emission efficiency, an n-type layer fabricated with SiH4 has a better crystalline structure and is therefore more reliable. On the other hand, when NH3 is used as a nitrogen source precursor, the reverse breakdown voltage can be increased by gradually reducing the NH3 flow rate during the epitaxial growth of the n-type layer, while small turn-on voltage of the LED can still be maintained.
Embodiments of the present invention provide a method for fabricating a high-quality n-type nitride semiconductor material by using silane (SiH4) as a precursor and gradually reducing the SiH4 flow rate to the extent that the final flow rate is significantly smaller than the initial flow rate.
Optionally, a buffer layer 120 can be grown on substrate 110 prior to fabricating an n-type layer 130. This layer is grown for purposes of lattice-constant and/or thermal-expansion coefficient matching. After n-type layer 130 is grown on buffer layer 120, an active region 140 and a group III-V p-type nitride layer 150 are formed separately above n-type layer 130.
In one embodiment, active region 140 comprises an InGaN/GaN multi-quantum-well (MQW) structure, which facilitates achieving a higher carrier density. A higher carrier density results in an increased recombination rate of the carriers, which in turn improves light-emitting efficiency.
The epitaxial growth of n-type layer 130 can use both a gallium (Ga) source precursor (e.g., Trimethylgallium gas) and a silicon (Si) source precursor (SiH4 gas), which are typically introduced into the deposition chamber at a predetermined, constant flow rate during the deposition process. Not shown in
Once the n-type deposition is in progress, the SiH4 flow rate is reduced by increments until it reaches a predetermined final flow rate (operation 220). In one embodiment, the initial SiH4 flow rate begins to decrease shortly after epitaxial growth starts. In a further embodiment, the initial SiH4 flow rate does not begin to decrease until the epitaxial growth at the initial flow rate has been maintained for a predetermined period of time. In either case, the final flow rate is significantly lower than the initial flow rate. In one embodiment, the final flow rate is between 7.5% and 15% of the initial flow rate. For example, if the initial flow rate corresponds to an n-type carrier density of 5×1018 cm-3, the final flow rate can correspond to an n-type carrier density of approximately 3.75×1017 cm-3 to 7.5×1017 cm-3.
There are a number of approaches to gradually reduce the SiH4 flow rate from the initial flow rate to the final flow rate. For example, a linear reduction with a constant reduction speed can be used. Alternatively, the reduction can be based on a nonlinear function, such as a parabolic curve with a varying reduction speed. The common feature of these various approaches is that the flow rate is reduced consistently, and this feature ensures a small turn-on voltage for the LED. Because of the steady reduction of the SiH4 flow rate and the significant difference between the initial and final flow rates, ideally, the duration of the flow rate reduction is sufficiently long. In one embodiment, the duration of this flow-rate reduction process is approximately 1,000 seconds.
The final flow rate is reached when the flow rate reduction terminates at a given, sufficiently small distance from the interface between the n-type layer and the active region (operation 230). The final flow rate is maintained for a significantly shorter period of time until the completion of fabricating the n-type layer. In one embodiment, the distance between the interface and the location in the n-type layer where the final flow rate is reached ranges between 100 and 1,000 angstroms
The process of SiH4 flow rate reduction terminates when the final flow rate is reached. In one embodiment, the area in n-type layer 330 where the final flow rate is reached is about 100 angstroms away from the interface between n-type layer 330 and an active region 340, which comprises a MQW structure. In addition, a p-type layer 350 is formed on n-type layer 330. Although not shown in
An LED fabricated according to the method described above can exhibit a turn-on voltage of approximately 3V and a breakdown voltage of approximately 40V. In addition, the LED exhibits high emission efficiency and excellent reliability.
The invention is illustrated with different embodiments, described in detail, and with examples for purposes of facilitating the implementation of the different features or components of the invention. However, it is not the intent of the inventors to limit the application of the invention to the details shown. Modification of the features or components of the invention can be made without deviating from the spirit of the invention and thus still remains within the scope of the claims.
Number | Date | Country | Kind |
---|---|---|---|
PCT/CN2007/002946 | Oct 2007 | CN | national |
Filing Document | Filing Date | Country | Kind | 371c Date |
---|---|---|---|---|
PCT/CN07/02946 | 10/12/2007 | WO | 00 | 8/8/2011 |