Method of fabricating thin film interface for internal light reflection and impurities isolation

Abstract
A high-quality epitaxial silicon thin layer is formed on an upgraded metallurgical grade silicon (UMG-Si) substrate. A thin film interface is fabricated between the UMG-Si substrate and the epitaxial silicon thin layer. The interface is capable of internal light reflection and impurities isolation. With the interface, photoelectrical conversion efficiency is improved. Thus, the present invention is fit to be applied for making solar cell having epitaxial silicon thin layer.
Description
FIELD OF THE INVENTION

The present invention relates to fabricating a thin film interface; more particularly, relates to fabricating a thin film interface for internal light reflection and impurities isolation fit for an epitaxial silicon thin film solar cell having low cost and high efficiency.


DESCRIPTION OF THE RELATED ARTS

An electrochemical method can be used to form a porous structure on surface of a substrate made of upgraded metallurgical grade silicon (UMG-Si) for obtaining an internal reflective layer owing to different reflective indexes between silicon and the pores (just like air). Furthermore, surface of the pores traps metal impurities from within the UMG-Si substrate for avoid further diffusion into a high quality epitaxial silicon layer. However, chemical methods are used and chemical wastes are produced, which may cause harm to environment. Hence, the prior art does not fulfill all users' requests on actual use.


SUMMARY OF THE INVENTION

The main purpose of the present invention is to fabricate a thin film interface for internal light reflection and impurities isolation fit for an epitaxial silicon thin film solar cell having low cost and high efficiency.


The second purpose of the present invention is to obtain the thin film interface for inhibiting metal impurities in a substrate from diffusing into a high quality epitaxial silicon layer and for acting as an internal reflection layer for improving photoelectrical conversion efficiency.


To achieve the above purposes, the present invention is a method of fabricating a thin film interface for internal light reflection and impurities isolation, comprising steps of: (a) selecting a UMG-Si substrate having a purity ratio greater than 4N (99.99%); (b) through a physical method or a chemical method, forming a surface textured structure on a surface of the UMG-Si substrate; (c) through a physical method or a chemical method, coating a Ge metal thin layer and an amorphous silicon (a-Si) thin layer on UMG-Si substrate sequentially; and (d) processing an epitaxy through chemical vapor deposition (CVD) to form a high quality epitaxial silicon layer on the UMG-Si substrate, where a SiGe metal compound (Si1-xGex) thin film interface layer is obtained by the Ge metal thin layer and the a-Si thin layer between the UMG-Si substrate and the high quality epitaxial silicon layer; and an impurities aggregated area is obtained at interface between the UMG-Si substrate and the SiGe metal compound thin film interface layer. Accordingly, a novel method of fabricating a thin film interface for internal light reflection and impurities isolation is obtained.





BRIEF DESCRIPTIONS OF THE DRAWINGS

The present invention will be better understood from the following detailed description of the preferred embodiment according to the present invention, taken in conjunction with the accompanying drawings, in which



FIG. 1 is the flow view showing the preferred embodiment according to the present invention; and



FIG. 2 until FIG. 5 are the structural views showing the preferred embodiment.





DESCRIPTION OF THE PREFERRED EMBODIMENT

The following description of the preferred embodiment is provided to understand the features and the structures of the present invention.


Please refer to FIG. 1 until FIG. 5, which are a flow view and structural views showing the preferred embodiment according to the present invention. As shown in the figures, the present invention is a method of fabricating a thin film interface for internal light reflection and impurities isolation, comprising the following steps:

    • (a) Selecting substrate 11: In FIG. 2, an upgraded metallurgical grade silicon (UMG-Si) substrate 21 is selected, which has a purity ratio greater than 4N (99.99%).
    • (b) Etching texturally 12: In FIG. 3, a surface textured structure 22 is formed on a surface of the UMG-Si substrate 21 through a physical method or a chemical method.
    • (c) Coating 13: In FIG. 4, a Ge metal thin layer 23 is coated on the surface textured structure 22 of the UMG-Si substrate 21 and an amorphous silicon (a-Si) thin layer 24 is coated on the Ge metal thin layer 23 through the physical method or the chemical method sequentially.
    • (d) High-temperature epitaxy 14: In FIG. 5, an epitaxy is processed through chemical vapor deposition (CVD) at a temperature between 1100° C. and 1200° C. to form a high quality epitaxial silicon layer 25 on the UMG-Si substrate 21, where a SiGe metal compound (Si1-xGex) thin film interface layer 26 is formed by the Ge metal thin layer 23 and the a-Si thin layer 24 between the UMG-Si substrate 21 and the high quality epitaxial silicon layer 25; and an impurities aggregated area 27 is thus formed at interface between the UMG-Si substrate 21 and the SiGe metal compound thin film interface layer 26.


Thus, a novel method of fabricating a thin film interface for internal light reflection and impurities isolation is obtained.


On using the present invention, a UMG-Si substrate 21 having a purity ratio greater than 4N is selected. A surface textured structure 22 is formed on a surface of the UMG-Si substrate 21 through plasma etching. Through a physical method or a chemical method, a Ge metal thin layer 23 and an a-Si thin layer 24 are coated on the surface textured structure of the UMG-Si substrate 21 sequentially. Then, an epitaxy is processed through atmospheric pressure chemical vapor deposition (APCVD) at a high temperature between 1100° C. and 1200° C. to form a high quality epitaxial silicon layer 25 on the UMG-Si substrate 21, where a SiGe metal compound thin film interface layer 26 is formed by the Ge metal thin layer 23 and the a-Si thin layer 24 between the UMG-Si substrate 21 and the high quality epitaxial silicon layer 25.


Si and SiGe metal compound are heterogeneous structures, which have mismatching crystal lattices. Hence, at interface between Si (the UMG-Si substrate 12) and SiGe metal compound (the SiGe metal compound thin film interface layer 26), an impurities aggregated area 27 is formed, which has complex network dislocation defects. These defects trap metal impurities from within the UMG-Si substrate 21 for avoid further diffusion into the high quality epitaxial silicon layer 25; and solar energy conversion efficiency is thus not declined. In addition, since Si and Ge metal compound have different refractive indexes and the surface textured structure 22 is formed on the UMG-Si substrate 21, effects of refraction and diffusion of light passing through the high quality epitaxial silicon layer 25 are enhanced and an optical path in the high quality epitaxial silicon layer is thus increased for improving solar energy conversion efficiency.


The present invention uses a substrate made of UMG-Si for forming a high quality silicon thin layer on the substrate to be used for developing an epitaxial silicon thin film solar cell. For obtaining an epitaxial silicon thin film solar cell having low cost and high efficiency, efficiency of absorbing light by the silicon thin layer has to be enhanced and diffusion of metal impurities in the substrate has to be prevented. Thus, the present invention fabricates a thin film interface between the UMG-Si substrate and the high quality epitaxial silicon layer to inhibit metal impurities in the substrate from diffusing into the high quality epitaxial silicon layer and to act as an internal reflection layer for improving photoelectrical conversion efficiency.


To sum up, the present invention is a method of fabricating a thin film interface for internal light reflection and impurities isolation, where a thin film interface is fabricated between the UMG-Si substrate and the high quality epitaxial silicon layer to inhibit metal impurities in the substrate from diffusing into the high quality epitaxial silicon layer and to act as an internal reflection layer for improving photoelectrical conversion efficiency fit for an epitaxial silicon thin film solar cell having low cost and high efficiency.


The preferred embodiment herein disclosed is not intended to unnecessarily limit the scope of the invention. Therefore, simple modifications or variations belonging to the equivalent of the scope of the claims and the instructions disclosed herein for a patent are all within the scope of the present invention.

Claims
  • 1. A method of fabricating a thin film interface for internal light reflection and impurities isolation, comprising steps of: (a) obtaining an upgraded metallurgical grade silicon (UMG-Si) substrate having a purity ratio greater than 4N (99.99%);(b) obtaining a surface textured structure on a surface of said UMG-Si substrate through a method selected from a group consisting of a physical method and a chemical method;(c) coating a Ge metal thin layer directly on said surface textured structure of said UMG-Si substrate through a method and coating an amorphous silicon (a-Si) thin layer directly on said Ge metal thin layer through said method sequentially; and(d) processing an epitaxy through chemical vapor deposition (CVD) to obtain a high quality epitaxial silicon layer directly on said a-Si thin layer on said UMG-Si substrate,wherein said method in step (c) is selected from a group consisting of a physical method and a chemical method;wherein a SiGe metal compound (Si1-x,Gex) thin film interface layer is obtained by said Ge metal thin layer and said a-Si thin layer between said UMG-Si substrate and said high quality epitaxial silicon layer; andwherein an impurities aggregated area is obtained at an interface between said UMG-Si substrate and said SiGe metal compound thin film interface layer,wherein the impurities aggregated area interface between the UMG-Si substrate and the SiGe metal compound interface layer is defined by heterogeneous structures having mismatching crystal lattices.
  • 2. The method according to claim 1, wherein, in step (b), said chemical method is plasma etching.
  • 3. The method according to claim 1, wherein, in step (d), said CVD is atmospheric pressure chemical vapor deposition (APCVD).
  • 4. The method according to claim 1, wherein, in step (d), said epitaxy is processed at a temperature between 1100° C. and 1200° C.
  • 5. The method according to claim 1, wherein said SiGe metal compound thin film interface layer is an internal reflection layer to improve photoelectrical conversion efficiency.
  • 6. The method according to claim 1, wherein said impurities aggregated area has complex network dislocation defects to trap metal impurities from within said UMG-Si substrate.
  • 7. The method of claim 1, wherein the impurities aggregated area has complex network dislocation defects that trap metal impurities from within the UMG-Si substrate.
Priority Claims (1)
Number Date Country Kind
098112603 Apr 2009 TW national
US Referenced Citations (47)
Number Name Date Kind
3961997 Chu Jun 1976 A
4253882 Dalal Mar 1981 A
4377723 Dalal Mar 1983 A
4496788 Hamakawa et al. Jan 1985 A
4598164 Tiedje et al. Jul 1986 A
4923524 Kiss May 1990 A
5324364 Matsuda et al. Jun 1994 A
5437734 Matsushita et al. Aug 1995 A
6072117 Matsuyama et al. Jun 2000 A
6184456 Matsuyama et al. Feb 2001 B1
6224736 Miyamoto May 2001 B1
6329296 Ruby et al. Dec 2001 B1
6346184 Sano et al. Feb 2002 B1
6379521 Nishio Apr 2002 B1
6521827 Tsukuda et al. Feb 2003 B2
6576112 Sonoda et al. Jun 2003 B2
6592739 Sonoda et al. Jul 2003 B1
6613603 Sano Sep 2003 B1
6690027 Bensahel et al. Feb 2004 B1
6728281 Santori et al. Apr 2004 B1
6733650 Sonoda et al. May 2004 B2
6743974 Wada et al. Jun 2004 B2
6768175 Morishita et al. Jul 2004 B1
6927444 Park et al. Aug 2005 B2
6946029 Tsukuda et al. Sep 2005 B2
7071489 Tsukuda Jul 2006 B2
7282132 Iwata et al. Oct 2007 B2
7326587 Park et al. Feb 2008 B2
7858427 Rana Dec 2010 B2
7943416 Scherff et al. May 2011 B2
7955433 Kirscht et al. Jun 2011 B2
7972584 Blencoe Jul 2011 B2
8012851 Henley et al. Sep 2011 B2
8035028 Moslehi Oct 2011 B2
20050230732 Park et al. Oct 2005 A1
20070134901 Chang et al. Jun 2007 A1
20070259130 Von Kaenel et al. Nov 2007 A1
20080067499 Maa et al. Mar 2008 A1
20080085587 Wells et al. Apr 2008 A1
20080142853 Orlowski Jun 2008 A1
20080178793 Heuer et al. Jul 2008 A1
20090016666 Kuo et al. Jan 2009 A1
20090242869 Hovel et al. Oct 2009 A1
20100158782 Blencoe Jun 2010 A1
20100163100 Goya et al. Jul 2010 A1
20110084308 Loh et al. Apr 2011 A1
20110302963 Tathgar Dec 2011 A1
Related Publications (1)
Number Date Country
20100267223 A1 Oct 2010 US