Wolf, S., Silicon Processing for the VLSI Era, vol. 1, 1986, Lattice Press, pp. 189-191. |
Beyer, Glass Planarization by Stop-Layer Polishing, IBM Tech. Discl. Bull., vol. 27, No. 8, Jan. 1985, pp. 4700-4701. |
Shibata, Low Resistive and Selective Silicon Growth as a Self-Aligned Contact Hole Filler and Its Application to 1M bit Static Ram, VLSI Symp. Dig. of Tech. Papers, 1987, p. 75. |
Shibata, High Performance Half Micron PMOSFETS with 0.1 .mu.m Shallow P+N Junction Utilizing Selective Silicon Growth and Rapid Thermal Annealing, Proceedings of the IEDM, Dec. 1987, p. 590. |
Ghandhi, S., VLSI Fabrication Principles, 1983, Wiley & Sons, pp. 424,425, 517-519. |