A number of issues affect the performance of a high density microelectronic package. Many of these are related to die attach technology. One example is thermal management, and particularly concerns over thermal heating and stress due to differences in the coefficient of thermal expansion (CTE) in different adjacent materials assembled in the package. Internal stress at the chip level as well as at the circuit board level can affect the electronic performance of a microelectronic package.
MEMS and IC devices may require stress relief for die attach at the device level as well as at the board level. Stress relief may be achieved by mechanical compliance at the attachment points. Examples of mechanically compliant adhesives are silicones, epoxies, and polyimides. Silicone adhesives are popular compliant prior art die and board attach adhesives and may be employed in the form of silicone dots positioned at attachment points. If stand-off is an issue, silicone dots alone may not control the stand-off of a device from a substrate. If the stand-off provided by the silicone dots varies, the stress imparted to the die or board may vary by how much silicone touches the back side of the device. A prior art method to control the stand-off height is to incorporate glass beads in the silicone adhesive. An improved method to control the stand-off with silicone dot adhesives for die attach would be helpful.
An integrated circuit is attached to a substrate with a controlled stand-off height, by mounting a plurality of stud bumps of the controlled stand-off height to the substrate at predetermined locations, placing adhesive dots over the stud bumps, placing the integrated circuit on the substrate over the adhesive dots, and applying downward pressure on the integrated circuit until the integrated circuit is in mechanical contact with the stud bumps.
An attachment feature for an integrated circuit on a substrate provides a controlled stand-off height. The attachment feature includes a plurality of stud bumps on the substrate, and a plurality of adhesive dots covering the stud bumps. The plurality of stud bumps and the plurality of adhesive dots on the substrate are configured to attach the integrated circuit to the substrate at the controlled stand-off height determined by heights of the stud bumps upon pressing down of the integrated circuit on the adhesive dots to achieve physical contact between the substrate and the stud bumps.
A non-limiting method to control the stand-off distance during die attach of a MEMS, IC or circuit board to a substrate is to insert a rigid core with a specific height in the adhesive before attachment. In an embodiment, the rigid core of the present disclosure may be a stud bump. The stud bumps may be formed using any stud bumping machine and method known in the art. An example of a stud bumping operation may include melting an end of a wire of a desired stud bump material to form a ball on the end of the wire. The stud bumping apparatus may then bond the ball onto a package substrate. The wire is then cut close to the ball, leaving the stud bump. The total height of the stud bumps may be varied by adding stud bumps to the initial stud bump until a predetermined stand-off height is reached.
As a result of providing stud bumps on a substrate in the regions of silicone adhesive (such as gold stud bumps in an exemplary embodiment), consistent stand-off heights and locations can be provided through the use of auto ball bonders, without the need for special mixtures of glass beads and silicone adhesives. Consistent stand-off heights and repeatable contact area of silicone adhesive to a device (such as an ASIC) minimize stress and geometric variations in the electrical performance of the device. Wire bond connections to the device are also improved due to the Z axis stiffness provided by the stud bumps.
The following are non-exclusive descriptions of possible embodiments of the present invention.
A method of attaching an integrated circuit to a substrate with a controlled stand-off height may include: mounting a plurality of stud bumps of the controlled stand-off height to the substrate at predetermined locations; placing adhesive dots over the stud bumps; placing the integrated circuit on the substrate over the adhesive dots; applying downward pressure on the integrated circuit until the integrated circuit is in mechanical contact with the stud bumps; and thermally curing the adhesive.
The method of the preceding paragraph can optionally include, additionally and/or alternatively any, one or more of the following features, configurations and/or additional components:
The plurality of stud bumps may include multiple stud bumps stacked on top of one another at the predetermined locations.
The plurality of stud bumps may be made of gold.
The controlled stand-off height may be 1 mil (25.4 microns) to 10 mils (254 microns).
The controlled stand-off height may be 2 mils (50.8 microns) to 4 mils (101.6 microns).
The plurality of stud bumps may be 1 mil (25.4 microns) to 10 mils (254 microns) in diameter.
The plurality of stud bumps may 2 mils (50.8 microns) to 4 mils (101.6 microns) in diameter.
The adhesive dots may be silicone adhesive dots.
Thermally curing the adhesive may include heating to about 302° F. (150° C.).
An attachment feature for an integrated circuit on a substrate that provides a controlled stand-off height may include: a plurality of stud bumps on the substrate; and a plurality of adhesive dots covering the stud bumps; wherein the plurality of stud bumps and plurality of adhesive dots on the substrate may be configured to attach the integrated circuit to the substrate at the controlled stand-off height determined by heights of the stud bumps upon pressing down of the integrated circuit on the adhesive dots to achieve physical contact between the substrate and the stud bumps.
The feature of the preceding paragraph can optionally include, additionally and/or alternatively any, one or more of the following features, configurations and/or additional components:
The plurality of stud bumps may include multiple stud bumps stacked on top of one another.
The plurality of stud bumps may be made of gold.
The controlled stand-off height may be 1 mil (25.4 microns) to 10 mils (254 microns).
The controlled stand-of height may be 2 mils (50.8 microns) to 4 mils (101.6 microns).
The plurality of stud bumps may be 1 mil (25.4 microns) to 10 mils (254 microns) in diameter.
The plurality of stud bumps may be 2 mils (50.8 microns) to 4 mils (101.6 microns) in diameter.
The plurality of adhesive dots may be silicone adhesive dots.
While the invention has been described with reference to an exemplary embodiment(s), it will be understood by those skilled in the art that various changes may be made and equivalents may be substituted for elements thereof without departing from the scope of the invention. In addition, many modifications may be made to adapt a particular situation or material to the teachings of the invention without departing from the essential scope thereof. Therefore, it is intended that the invention not be limited to the particular embodiment(s) disclosed, but that the invention will include all embodiments falling within the scope of the appended claims.
Number | Name | Date | Kind |
---|---|---|---|
5969461 | Anderson | Oct 1999 | A |
6081038 | Murayama | Jun 2000 | A |
6223429 | Kaneda | May 2001 | B1 |
6297562 | Tilly | Oct 2001 | B1 |
7838988 | Gurrum et al. | Nov 2010 | B1 |
7880287 | Samuel et al. | Feb 2011 | B1 |
8129224 | Gurrum et al. | Mar 2012 | B2 |
20030071348 | Eguchi | Apr 2003 | A1 |
20040178488 | Bolken | Sep 2004 | A1 |
20050282411 | Fork | Dec 2005 | A1 |
20060261364 | Suehiro | Nov 2006 | A1 |
20060281203 | Epler | Dec 2006 | A1 |
20100301470 | Gurrum et al. | Dec 2010 | A1 |
20130062761 | Lin | Mar 2013 | A1 |
20140254124 | Raje | Sep 2014 | A1 |
20150102390 | Liu | Apr 2015 | A1 |
20150194409 | Chuang | Jul 2015 | A1 |
20160218264 | Tischler | Jul 2016 | A1 |
Entry |
---|
Yoshihiro Yoneda et al., “A Novel Flip Chip Bonding Technology Using Au Stud Bump and Lead-free Solder”, San-Pacific Conference, 1999. |
Rekha S. Pai, Mark M. Crain, Kevin M. Walsh, “Maskless Shaping of Gold Stud Bumps as High Aspect Ration Microstructures”, Microelectronic Engineering 88, (2011), pp. 135-139. |
Sang-Su Ha and Seung-Boo Jung, “Thermal and Mechanical Properties of Flip Chip Package with Au Stud Bump”, Materials Transactions, vol. 54, No. 6 (2013), pp. 905-910. |