Patent Application
20190295821
The present patent application is related to U.S. patent application having application Ser. No. 15/928,039, filed on Mar. 21, 2018, titled “Multi-level Parameter and Frequency Pulsing with a Low Angular Spread”, and now issued as U.S. Pat. No. 10,224,183, which is incorporated by reference herein in its entirety.
The present embodiments relate to systems and methods for multi-level pulsing of a direct current (DC) signal or a radio frequency (RF) signal to achieve a low angular spread.
The background description provided herein is for the purposes of generally presenting the context of the disclosure. Work of the presently named inventors, to the extent it is described in this background section, as well as aspects of the description that may not otherwise qualify as prior art at the time of filing, are neither expressly nor impliedly admitted as prior art against the present disclosure.
A plasma tool includes a radio frequency (RF) generator, and impedance matching circuit, and a plasma chamber. The RF generator generates a radio frequency waveform that is supplied to the impedance matching circuit. The impedance matching circuit receives the radio frequency waveform to output a radio frequency signal that is supplied to the plasma chamber. A wafer is processed within the plasma chamber by plasma generated when the radio frequency signal is supplied in conjunction with a process gas. For example, the wafer is etched within the plasma chamber pursuant to the radio frequency signal.
It is in this context that embodiments described in the present disclosure arise.
Embodiments of the disclosure provide systems, apparatus, methods and computer programs for multi-level parameter and multi-level frequency pulsing with a low angular spread. It should be appreciated that the present embodiments can be implemented in numerous ways, e.g., a process, an apparatus, a system, a device, or a method on a computer readable medium. Several embodiments are described below.
To generate ions, such as both high energy and low energy ions, a radio frequency (RF) bias is increased at low frequency, such as 1 megahertz (MHz). The RF bias has a continuous waveform. The low energy ions have a low voltage and therefore, have a high angular spread. The high angular spread reduces an etch rate of etching a wafer. Also, the low energy ions cross a voltage sheath of plasma and spread out to create the high angular spread.
With an increase in an amount of the RF bias, high aspect ratio etching is achieved. However, the increase in the amount of power increases mask erosion. Also, increasing the amount of RF bias greater than a pre-set amount, such as greater than approximately 5 kilovolts, does not reduce the angular spread due to high plasma sheath thickness.
By using multiple voltage levels, such as a high bias voltage that is greater than 500 volts, the angular spread is reduced but the low energy ions may still have relatively high energy, which is approximately 200 electron volts (eV). Applying the multiple voltage levels with multiple frequency levels decreases the angular spread in addition to reducing energy of the low energy ions to less than 100 electron volts. The low energy ions with the angular spread that is reduced protect a mask layer and simultaneously etch a substrate layer. The substrate layer has a lower etching threshold compared to the mask layer.
If the multiple voltage levels and multiple frequency levels with the high bias voltage are applied, the reduction in the energy of the low energy ions and of the angular spread occurs. For example, a low frequency level is applied with a low voltage level and a high frequency level is applied with a high voltage level. After a transition from the low frequency level to the high frequency level and from the low voltage level to the high voltage level, a high electric field is applied to the low energy ions by the high frequency level and the high voltage level. The high electric field is applied to the low energy ions because it takes time to change a plasma sheath associated with the low energy ions. Voltage magnitudes of the low voltage level apply a voltage boost to the low energy ions during the high voltage level. Also, the low energy ions have a low temperature because of the low voltage level. The high electric field increases velocity and energy of the low energy ions without substantially increasing the high voltage level to increase directionality of the low energy ions or reducing the angular spread of the low energy ions. For example, the angular spread is reduced, such as to approximately 1 degree from approximately 2 degrees. The directionality is also increased by the low temperature of the low energy ions. The increase in directionality facilitates piercing of plasma sheath to increase an etch rate of etching a substrate. A number of the multiple voltage levels and a duty cycle of each of the voltage levels are optimized for reducing the angular spread of the low energy ions.
Also, the high voltage level and the high frequency level of an RF signal create high energy ions having a low angular spread. The low voltage level and the low frequency level create the low energy ions that have a high angular spread. The high energy ions etch a feature of the substrate faster and the low energy ions improve mask selectivity.
The reduction in the angular spread increases the mask selectivity compared to that achieved by applying the continuous waveform, reduces critical dimension, such as a thickness, of a channel within the substrate compared to that achieved by applying the continuous waveform, and achieves better high aspect ratio etching of the substrate compared to that achieved by applying the continuous waveform. For example, the mask selectivity is improved by approximately 20% or more, the etch rate is increased by approximately 40% or more, and the critical dimension is reduced by approximately 12% or more compared to that achieved using the continuous waveform.
Moreover, if direct current (DC) voltage is applied in addition to application of the multiple voltage levels and multiple frequency levels, a DC positive voltage is used in the low voltage level. Similarly, if transformer coupled plasma (TCP) pulsing is applied in addition to application of the multiple voltage levels and multiple frequency levels, a small amount of TCP power is used in the low voltage level. The application of the DC voltage or the small amount of TCP power decelerates the high energy ions of plasma within the plasma chamber. The high energy ions that are decelerated maintain a relatively narrow angular spread compared to the low energy ions generated during the continuous waveform operation of the RF bias. When the small amount of TCP power is applied, temperature of ions of plasma cools down to provide increased directionality of the low energy ions to increase an etch rate of etching the substrate.
During a transition from the low voltage level to the high voltage level while applying the multiple voltage levels and multiple frequency levels, a high amount of electric field is created in plasma within the plasma chamber. As a result of the high amount of electric field, there is an increase in energy of ions of plasma within the plasma chamber and there is a decrease in the angular spread of the ions. For example, an application of the multiple voltage levels and multiple frequency levels increases an etch rate of etching the substrate by approximately 60% and decreases the critical dimension of the substrate, such as a thickness of a channel within the substrate layer, by about 7%. Moreover, when the DC voltage is applied in addition to the multiple voltage levels and multiple frequency levels, the high energy ions lose energy due to a decrease in an amount of an electric field of plasma within the plasma chamber. The loss of energy decelerates ions of plasma within the plasma chamber and the ions do not scatter like they do in case of a negative potential sheath of plasma. As an example, the ions that lose the energy maintain an approximately 50% narrower low energy angular spread compared to the low energy ions produced by applying the continuous waveform. The application of the DC voltage produces a large population of the low energy ions with a relatively narrow angular spread at lower energies and the low energy ions enhance an etch rate of etching the substrate by, for example, approximately 60% and reduces the critical dimension, for example, of the substrate by approximately 12%, compared to the continuous waveform.
Moreover, when the multiple voltage levels and multiple frequency levels are applied in conjunction with pulsing of the TCP power, temperature of ions within the plasma chamber is reduced to preserve directionality of the ions. When the directionality of ions is preserved, an etch rate of etching the substrate increases, for example, by about 50% compared to that achieved using the continuous waveform and the critical dimension of the substrate decreases by about 16% compared to the critical dimension achieved using the continuous waveform. When the multiple voltage levels and multiple frequency levels are applied, the mask layer is eroded by, for example, about 92%, compared to erosion of the mask layer when the continuous waveform is applied. If the DC voltage is applied during a low voltage level of the multiple voltage levels, the mask layer is eroded by approximately 85% compared to erosion of the mask layer when the continuous waveform is applied. Similarly, if the small amount of TCP power is applied during the low voltage level of the multiple voltage levels, the mask layer is eroded by approximately 95% compared to erosion of the mask layer when the continuous waveform is applied.
Application of the multiple voltage levels and multiple frequency levels to a substrate support generates low energy ions with a low angular spread. Moreover, an application of the DC voltage, such a positive DC voltage, to the substrate support decelerates ions immediately after application of a high voltage level from the multiple voltage levels to the substrate support. Also, an application of the small amount of TCP power immediately after application of the high voltage level from the multiple voltage levels produces ions with low energy and low angular spread. The ions with the low energy and the low angular spread increase an etch rate of etching the substrate. The increase in the etch rate decreases the critical dimension of the substrate and increases mask selectivity of the mask layer of the substrate.
In some embodiments, a method is described. The method includes controlling an RF generator to generate an RF signal that concurrently pulses between a plurality of parameter levels and between a plurality of frequency levels during a time period. The plurality of parameter levels include a first parameter level and a second parameter level and the plurality of frequency levels include a first frequency level and a second frequency level. During the time period, a transition from the first frequency level to the second frequency level occurs in substantial synchronization with a transition from the first parameter level to the second parameter level and a transition from the second frequency level to the first frequency level occurs in substantial synchronization with a transition from the second parameter level to the first parameter level. The method further includes controlling a DC power supply to generate a DC signal that pulses between a plurality of DC parameter levels in substantial synchronization with the plurality of parameter levels of the RF signal. The plurality of DC parameter levels include a first DC parameter level and a second DC parameter level. During the time period, a transition from the first DC parameter level to the second DC parameter level occurs in substantial synchronization with a transition from the first parameter level to the second parameter level of the RF signal and a transition from the second DC parameter level to the first DC parameter level occurs in substantial synchronization with a transition from the second parameter level to the first parameter level of the RF signal.
In various embodiments, a controller is described. The controller includes a processor. The processor is configured to control an RF generator to generate an RF signal that concurrently pulses between a plurality of parameter levels and between a plurality of frequency levels during a time period. The plurality of parameter levels include a first parameter level and a second parameter level and the plurality of frequency levels include a first frequency level and a second frequency level. During the time period, a transition from the first frequency level to the second frequency level occurs in substantial synchronization with a transition from the first parameter level to the second parameter level and a transition from the second frequency level to the first frequency level occurs in substantial synchronization with a transition from the second parameter level to the first parameter level. The processor is further configured to control a DC power supply to generate a DC signal that pulses between a plurality of DC parameter levels in substantial synchronization with the plurality of parameter levels of the RF signal. The plurality of DC parameter levels include a first DC parameter level and a second DC parameter level. During the time period, a transition from the first DC parameter level to the second DC parameter level occurs in substantial synchronization with a transition from the first parameter level to the second parameter level of the RF signal and a transition from the second DC parameter level to the first DC parameter level occurs in substantial synchronization with a transition from the second parameter level to the first parameter level of the RF signal. The controller further includes a memory device coupled to the processor.
In several embodiments, a system is described. The system includes an RF generator, a DC power supply, and a controller coupled to the RF generator and the DC power supply. The controller is configured to control the RF generator to generate an RF signal that concurrently pulses between a plurality of parameter levels and between a plurality of frequency levels during a time period. The plurality of parameter levels include a first parameter level and a second parameter level and the plurality of frequency levels include a first frequency level and a second frequency level. During the time period, a transition from the first frequency level to the second frequency level occurs in substantial synchronization with a transition from the first parameter level to the second parameter level and a transition from the second frequency level to the first frequency level occurs in substantial synchronization with a transition from the second parameter level to the first parameter level. The controller is configured control the DC power supply to generate a DC signal that pulses between a plurality of DC parameter levels in substantial synchronization with the plurality of parameter levels of the RF signal. The plurality of DC parameter levels include a first DC parameter level and a second DC parameter level. During the time period, a transition from the first DC parameter level to the second DC parameter level occurs in substantial synchronization with a transition from the first parameter level to the second parameter level of the RF signal and a transition from the second DC parameter level to the first DC parameter level occurs in substantial synchronization with a transition from the second parameter level to the first parameter level of the RF signal.
In some embodiments, a method is described. The method includes controlling a first RF generator to generate a first RF signal that concurrently pulses between a plurality of parameter levels and between a plurality of frequency levels during a time period. The plurality of parameter levels include a first parameter level and a second parameter level. The plurality of frequency levels include a first frequency level and a second frequency level. During the time period, a transition from the first frequency level to the second frequency level occurs in substantial synchronization with a transition from the first parameter level to the second parameter level and a transition from the second frequency level to the first frequency level occurs in substantial synchronization with a transition from the second parameter level to the first parameter level. The method further includes controlling a second RF generator to generate a second RF signal that pulses between a plurality of parameter levels in substantial synchronization with the plurality of parameter levels of the first RF signal. The plurality of parameter levels of the second RF signal include a first parameter level and a second parameter level. During the time period, a transition from the first parameter level of the second RF signal to the second parameter level of the second RF signal occurs in substantial synchronization with a transition from the first parameter level of the first RF signal to the second parameter level of the first RF signal and a transition from the second parameter level of the second RF signal to the first parameter level of the second RF signal occurs in substantial synchronization with a transition from the second parameter level of the first RF signal to the first parameter level of the first RF signal.
In several embodiments, a controller is described. The controller includes a processor configured to control a first RF generator to generate a first RF signal that concurrently pulses between a plurality of parameter levels and between a plurality of frequency levels during a time period. The plurality of parameter levels include a first parameter level and a second parameter level and the plurality of frequency levels include a first frequency level and a second frequency level. During the time period, a transition from the first frequency level to the second frequency level occurs in substantial synchronization with a transition from the first parameter level to the second parameter level and a transition from the second frequency level to the first frequency level occurs in substantial synchronization with a transition from the second parameter level to the first parameter level. The processor is further configured to control a second RF generator to generate a second RF signal that pulses between a plurality of parameter levels in substantial synchronization with the plurality of parameter levels of the first RF signal. The plurality of parameter levels of the second RF signal include a first parameter level and a second parameter level. During the time period, a transition from the first parameter level of the second RF signal to the second parameter level of the second RF signal occurs in substantial synchronization with a transition from the first parameter level of the first RF signal to the second parameter level of the first RF signal and a transition from the second parameter level of the second RF signal to the first parameter level of the second RF signal occurs in substantial synchronization with a transition from the second parameter level of the first RF signal to the first parameter level of the first RF signal. The controller includes a memory device coupled to the processor.
In several embodiments, a system is described. The system includes a first RF generator, a second RF generator, and a controller coupled to the first RF generator and the second RF generator. The controller is configured to control the first RF generator to generate a first RF signal that concurrently pulses between a plurality of parameter levels and between a plurality of frequency levels during a time period. The plurality of parameter levels include a first parameter level and a second parameter level and the plurality of frequency levels include a first frequency level and a second frequency level. During the time period, a transition from the first frequency level to the second frequency level occurs in substantial synchronization with a transition from the first parameter level to the second parameter level and a transition from the second frequency level to the first frequency level occurs in substantial synchronization with a transition from the second parameter level to the first parameter level. The controller is further configured to control the second RF generator to generate a second RF signal that pulses between a plurality of parameter levels in substantial synchronization with the plurality of parameter levels of the first RF signal. The plurality of parameter levels of the second RF signal include a first parameter level and a second parameter level. During the time period, a transition from the first parameter level of the second RF signal to the second parameter level of the second RF signal occurs in substantial synchronization with a transition from the first parameter level of the first RF signal to the second parameter level of the first RF signal and a transition from the second parameter level of the second RF signal to the first parameter level of the second RF signal occurs in substantial synchronization with a transition from the second parameter level of the first RF signal to the first parameter level of the first RF signal.
Other aspects will become apparent from the following detailed description, taken in conjunction with the accompanying drawings.
The embodiments may best be understood by reference to the following description taken in conjunction with the accompanying drawings.
The following embodiments describe systems and methods for multi-level parameter and multi-level frequency pulsing of a radio frequency (RF) signal that is applied to a substrate support in conjunction with multi-level pulsing of a direct current (DC) signal or a radio frequency (RF) signal to achieve a low angular spread. It will be apparent that the present embodiments may be practiced without some or all of these specific details. In other instances, well known process operations have not been described in detail in order not to unnecessarily obscure the present embodiments.
An impedance match, as described herein, includes a network of one or more resistors, or one or more capacitors, or one or more inductors, or a combination thereof, to match an impedance of a load coupled to an output of the impedance match with an impedance of a source coupled to an input of the impedance match. Examples of the load coupled to an output of impedance match 104 include the plasma chamber 112 and the RF transmission line 126. Moreover, examples of the source coupled to an input of the impedance match 104 include the RF cable 128 and the RF generator RFGA.
The host computer 106 includes a processor 108 and a memory device 110. As used herein, a processor is an application specific integrated circuit (ASIC), or a programmable logic device (PLD), or a central processing unit (CPU), or a microprocessor, or a microcontroller. As used herein, a controller is ASIC, or a PLD, or a CPU, or a microprocessor, or a microcontroller, or a processor. Examples of a memory device include a random access memory (RAM) and a read-only memory (ROM). To illustrate, a memory device is a flash memory, a hard disk, or a storage device, etc. A memory device is an example of a computer-readable medium.
The plasma chamber 112 includes a substrate support 114 on which a substrate 118 is placed for processing. The plasma chamber 112 further includes a dielectric window 134. Examples of the substrate support 114 include an electrostatic chuck and a wafer platen. The substrate support 114 includes a lower electrode, which is made from a metal, such as aluminum or an alloy of aluminum. A transformer coupled plasma (TCP) coil is situated outside the plasma chamber 112 over the dielectric window 134.
The RF generator RFGA includes a digital signal processor DSPA and multiple parameter controllers PRAS(n-N), PRAS(n-1), and PRAS(n), where N is an integer greater than zero. Examples of a parameter, as used herein, include voltage and power. The RF generator RFGA further includes multiple frequency controllers FCS(m-M) and FCS(m), where M is an integer greater than zero, such as 2, 3, 4, or 5. The RF generator RFGA further includes a driver system DRVRA and an RF power supply 102. An example of a driver system, as used herein, include one or more transistors. Another example of the driver system, as used herein, include one or more transistors that are coupled to an amplifier. An example of an RF power supply, as used herein, include an RF oscillator that generates a sinusoidal signal at a radio frequency, such as ranging from and including 400 kilohertz (kHz) to 100 megahertz (100 MHz).
The digital signal processor DSPA is coupled to the parameter controllers PRAS(n-N) through PRAS(n) and to the frequency controllers FCS(m-M) through FCS(m). Each of the parameter controllers PRAS(n-N) through PRAS(n) and to the frequency controllers FCS(m-M) through FCS(m) is coupled to the driver system DRVRA and the driver system DRVRA is coupled to the RF power supply 102. The processor 108 is coupled to the memory device 110 and to the digital signal processor DSPA.
The RF power supply 102 is coupled to the input of impedance match 104 via the RF cable 128. The output of the impedance match 102 is coupled to the substrate support 114. The RF generator RFGB includes an RF power supply that is coupled via the RF cable 130 the impedance match 120 and impedance match 120 is coupled via the RF transmission line 132 to a TCP coil 116.
The RF power supply of the RF generator RFGB generates an RF signal 144, such as a sinusoidal signal, and supplies the RF signal 144 via the RF cable 130 to the impedance match 120. For example, the processor 108 sends via a connection medium 148 a parameter level and a frequency level of the RF signal 144 to the RF generator RFGB. The connection medium 148 couples the processor 108 to the RF generator RFGB. Upon receiving the parameter level and the frequency level from the processor 108, the RF generator RFGB generates the RF signal 144 having the parameter level and the frequency level. An example of a connection medium, as used herein, is a conductor or a group of conductors. To illustrate, a connection medium is a serial transfer cable, a parallel transfer cable, or a Universal Serial Bus (USB) cable.
The RF signal 144 is a continuous wave signal. For example, the RF signal 144 is not pulsed from one state to another. As another example, all power magnitudes of the parameter level of the RF signal 144 are within a predefined range, such as 18%, 19%, or 20%. To illustrate, a lowest parameter magnitude of the parameter level of the RF signal 144 is 20% lower than a highest parameter magnitude of the parameter level of the RF signal 144. As yet another example, the RF signal 144 has a single parameter level.
The impedance match 120 matches an impedance of a load, such as the RF transmission line 132 and the plasma chamber 112, coupled to an output of impedance match 120 which an impedance of a source, such as the RF cable 130 and the RF generator RFGB, coupled to an input of the impedance match 120 to generate a modified RF signal 146. The modified RF signal 146 is generated from the RF signal 144 received via the RF cable 130. The modified RF signal output from the impedance match 120 is supplied via the RF transmission line 132 to the TCP coil 116.
Moreover, the processor 108 generates a digital pulse signal 136, such as a clock signal, and provides the digital pulse signal 136 to the digital signal processor DSPA. Moreover, the processor 108 generates another digital pulse signal 138 and provides the digital pulse signal 138 to the digital signal processor DSPA. The digital pulse signal 136 is supplied via a connection medium 142 the digital signal processor DSPA. Similarly, the digital pulse signal 138 is supplied via another connection medium 142 to the digital signal processor DSPA. The connection medium 140 couples the processor 108 to the digital signal processor DSPA and the connection medium 142 couples the processor 108 to the digital signal processor DSPA.
Upon receiving the digital pulse signal 136, the digital signal processor DSPA identifies an occurrence of a state of the digital pulse signal 136. For example, the digital signal processor DSPA determines whether a logic level of the digital pulse signal 136 is greater or lower than a predetermined threshold. Upon determining that the logic level of the digital pulse signal 136 is greater than the predetermined threshold, the digital signal processor DSPA identifies an occurrence of the state of the digital pulse signal 136 to be S1. On the other hand, upon determining that the logic level of the digital pulse signal 136 is less than the predetermined threshold, the digital signal processor DSPA identifies an occurrence of the state of the digital pulse signal 136 to be S0. As another example, the digital signal processor DSPA determines whether the logic level of the digital pulse signal 136 is zero or one. Upon determining that the logic level of the digital pulse signal 136 is one, the digital signal processor DSPA identifies the occurrence of the state of the digital pulse signal 136 to be S1. On the other hand, upon determining that the logic level of the digital pulse signal 136 is zero, the digital signal processor DSPA identifies the occurrence of the state of the digital pulse signal 136 to be S0.
Similarly, upon receiving the digital pulse signal 138, the digital signal processor DSPA identifies an occurrence of a state of the digital pulse signal 138. For example, when the digital pulse signal 138 has five states, the digital signal processor DSPA determines whether a logic level of the digital pulse signal 138 is within a first predetermined range, a second predetermined range, a third predetermined range, a fourth predetermined range, or a fifth predetermined range. Upon determining that the logic level of the digital pulse signal 138 is within the first predetermined range, the digital signal processor DSPA identifies an occurrence of the state of the digital pulse signal 138 to be S1. Similarly, upon determining that the logic level of the digital pulse signal 138 is within the second predetermined range, the digital signal processor DSPA identifies an occurrence of the state of the digital pulse signal 138 to be S2. Moreover, upon determining that the logic level of the digital pulse signal 138 is within the third predetermined range, the digital signal processor DSPA identifies an occurrence of the state of the digital pulse signal 138 to be S3. Also, upon determining that the logic level of the digital pulse signal 138 is within the force predetermined range, the digital signal processor DSPA identifies an occurrence of the state of the digital pulse signal 138 to be S4. Upon determining that the logic level of the digital pulse signal 138 is within the fifth predetermined range, the digital signal processor DSPA identifies an occurrence of the state of the digital pulse signal 138 to be S5.
As another example, when the digital pulse signal 138 has five states, the digital signal processor DSPA determines whether the logic level of the digital pulse signal 138 is 1, 2, 3, 4, or 5. Upon determining that the logic level of the digital pulse signal 138 is one, the digital pulse signal DSPA identifies the occurrence of the state of the digital pulse signal 138 to be S1. Similarly, upon determining that the logic level of the digital pulse signal 138 is two, the digital pulse signal DSPA identifies the occurrence of the state of the digital pulse signal 138 to be S2. Also, upon determining that the logic level of the digital pulse signal 138 is three, the digital signal processor DSPA identifies the occurrence of the state of the digital pulse signal 138 to be S3. Moreover, upon determining that the logic level of the digital pulse signal 138 is four, the digital signal processor DSPA identifies the occurrence of the state of the digital pulse signal 138 to be S4. Upon determining that the logic level of the digital pulse signal 138 is five, the digital signal processor DSPA identifies the occurrence of the state of the digital pulse signal 138 to be S5.
In response to identifying the occurrence of the state of the digital pulse signal 136 to be S0, the digital signal processor DSPA sends a signal to the frequency controller FCS(m-M). Upon receiving the signal during the occurrence of the state S0 of the digital pulse signal 136, the frequency controller FCS(m-M) accesses a frequency level stored within the frequency controller FCS(m-M) and provides the frequency level to the driver system DRVRA. It should be noted that a frequency level is stored within a frequency controller, described herein, within a memory device of the frequency controller and the frequency level is accessed by a processor of the frequency controller from the memory device of the frequency controller. Examples of the frequency level stored within the frequency controller FCS(m-M) include a frequency level f1, which is further described below.
Similarly, in response to identifying the occurrence of the state of the digital pulse signal 136 to be S1, the digital signal processor DSPA sends a signal to the frequency controller FCS(m). Upon receiving the signal during the occurrence of the state S0 of the digital pulse signal 136, the frequency controller FCS(m) accesses a frequency level stored within the frequency controller FCS(m) and provides the frequency level to the driver system DRVRA. Examples of the frequency level stored within the frequency controller FCS(m) include a frequency level f2, which is further described below.
Moreover, in response to identifying the occurrence of the state of the digital pulse signal 138 to be S1, the digital signal processor DSPA sends a signal to the parameter controller PRAS(n-N). Upon receiving the signal during the occurrence of the state S1 of the digital pulse signal 138, the parameter controller PRAS(n-N) accesses a parameter level stored within the parameter controller PRAS(n-N) and provides the parameter level to the driver system DRVRA. Examples of the parameter level, for the state S1 of the digital pulse signal 138, stored within the parameter controller PRAS(n-N) include parameter levels PR1 (
Similarly, in response to identifying the occurrence of the state of the digital pulse signal 138 to be S2, the digital signal processor DSPA sends a signal to the parameter controller PRAS(n-3). Upon receiving the signal during the occurrence of the state S2 of the digital pulse signal 138, the parameter controller PRAS(n-3) accesses a parameter level stored within the parameter controller PRAS(n-3) and provides the parameter level to the driver system DRVRA. Examples of the parameter level, for the state S2 of the digital pulse signal 138, stored within the parameter controller PRAS(n-3) include parameter levels PR2 (
Also, in response to identifying the occurrence of the state of the digital pulse signal 138 to be S3, the digital signal processor DSPA sends a signal to the parameter controller PRAS(n-2). Upon receiving the signal during the occurrence of the state S3 of the digital pulse signal 138, the parameter controller PRAS(n-2) accesses a parameter level stored within the parameter controller PRAS(n-2) and provides the parameter level to the driver system DRVRA. Examples of the parameter level, for the state S3 of the digital pulse signal 138, stored within the parameter controller PRAS(n-2) include parameter levels PR3 (
Furthermore, in response to identifying the occurrence of the state of the digital pulse signal 138 to be S4, the digital signal processor DSPA sends a signal to the parameter controller PRAS(n-1). Upon receiving the signal during the occurrence of the state S4 of the digital pulse signal 138, the parameter controller PRAS(n-1) accesses a parameter level stored within the parameter controller PRAS(n-1) and provides the parameter level to the driver system DRVRA. Examples of the parameter level, for the state S4 of the digital pulse signal 138, stored within the parameter controller PRAS(n-1) include parameter levels PR41 (
In response to identifying the occurrence of the state of the digital pulse signal 138 to be S5, the digital signal processor DSPA sends a signal to the parameter controller PRAS(n). Upon receiving the signal during the occurrence of the state S5 of the digital pulse signal 138, the parameter controller PRAS(n) accesses a parameter level stored within the parameter controller PRAS(n) and provides the parameter level to the driver system DRVRA. An example of the parameter level stored, for the state S5 of the digital pulse signal 138, within the parameter controller PRAS(n) includes a parameter level PR511 (
During the occurrence of the state S1 of the digital pulse signal 138, the driver system DRVRA generates a current signal based on the parameter level PR1, PR11, or PR111, and provides the current signal to the RF power supply 102. Also, the RF power supply 102 generates an RF signal 122 upon receiving the current signal from the driver system DRVRA during the occurrence of the state S1 of the digital pulse signal 138. The RF signal 122 has the parameter level PR1, PR11, or PR111 during the occurrence of the state S1 of the digital pulse signal 138.
Similarly, during the occurrence of the state S2 of the digital pulse signal 138, the driver system DRVRA generates the current signal based on the parameter level PR2, PR21, or PR211, and provides the current signal to the RF power supply 102. Also, the RF power supply 102 generates the RF signal 122 upon receiving the current signal from the driver system DRVRA during the occurrence of the state S2 of the digital pulse signal 138. The RF signal 122 has the parameter level PR2, PR21, or PR211 during the occurrence of the state S2 of the digital pulse signal 138.
Moreover, during the occurrence of the state S3 of the digital pulse signal 138, the driver system DRVRA generates the current signal based on the parameter level PR3, PR31, or PR311, and provides the current signal to the RF power supply 102. Also, the RF power supply 102 generates the RF signal 122 upon receiving the current signal from the driver system DRVRA during the occurrence of the state S3 of the digital pulse signal 138. The RF signal 122 has the parameter level PR3, PR31, or PR311 during the occurrence of the state S3 of the digital pulse signal 138.
Furthermore, during the occurrence of the state S4 of the digital pulse signal 138, the driver system DRVRA generates the current signal based on the parameter level PR41 or PR411, and provides the current signal to the RF power supply 102. Also, the RF power supply 102 generates the RF signal 122 upon receiving the current signal from the driver system DRVRA during the occurrence of the state S4 of the digital pulse signal 138. The RF signal 122 has the parameter level PR41 or PR411 during the occurrence of the state S4 of the digital pulse signal 138.
Moreover, during the occurrence of the state S5 of the digital pulse signal 138, the driver system DRVRA generates the current signal based on the parameter level PR511, and provides the current signal to the RF power supply 102. Also, the RF power supply 102 generates the RF signal 122 upon receiving the current signal from the driver system DRVRA during the occurrence of the state S5 of the digital pulse signal 138. The RF signal 122 has the parameter level PR511 during the occurrence of the state S5 of the digital pulse signal 138.
During the occurrence of the state S0 of the digital pulse signal 136, the driver system DRVRA generates the current signal based on the frequency level f0, and provides the current signal to the RF power supply 102. Also, the RF power supply 102 generates the RF signal 122 upon receiving the current signal from the driver system DRVRA during the occurrence of the state S0 of the digital pulse signal 136. The RF signal 122 has the frequency level f0 during the occurrence of the state S0 of the digital pulse signal 136.
Similarly, during the occurrence of the state S1 of the digital pulse signal 136, the driver system DRVRA generates the current signal based on the frequency level f1, and provides the current signal to the RF power supply 102. Also, the RF power supply 102 generates the RF signal 122 upon receiving the current signal from the driver system DRVRA during the occurrence of the state S1 of the digital pulse signal 136. The RF signal 122 has the frequency level f1 during the occurrence of the state S1 of the digital pulse signal 136.
The impedance match 104 receives the RF signal 122 via the RF cable 128 and matches an impedance of the load coupled to the output of the impedance match 104 with that of the source coupled to the input of the impedance match 104 to generate a modified RF signal 124. The modified RF signal 124 is supplied from the output of the impedance match 104 to the substrate support 114. For example, the modified RF signal 124 is supplied by the RF transmission line 126 to the lower electrode of the substrate support 114.
When one or more process gases are supplied to the plasma chamber 122 in addition to supplying the modified RF signal 146 and the modified RF signal 124, plasma is stricken or maintained within the plasma chamber 112 to process the substrate 118. Examples of the one or more process gases include an oxygen-containing gas, such as O2. Other examples of the one or more process gases include a fluorine-containing gas, e.g., tetrafluoromethane (CF4), sulfur hexafluoride (SF6), hexafluoroethane (C2F6), etc. Examples of processing the substrate 119 includes depositing a material on the substrate 118, etching the substrate 118, cleaning the substrate 118, and sputtering the substrate 118.
In some embodiments, an impedance match, as described herein is referred to as an impedance matching circuit or an impedance matching network.
In various embodiments, any number of TCP coils, such as two or three or four, located over the dielectric window 134. In some embodiments, one or more TCP coils are located next to a sidewall of the plasma chamber 112.
In several embodiments, instead of the plasma chamber 112 being a TCP plasma chamber, a capacitively coupled plasma (CCP) chamber is used. The CCP chamber includes an upper electrode, such as a capacitive plate, and the chuck. The chuck faces the upper electrode. The upper electrode is coupled to the RF transmission line 132. The upper electrode is made of a metal, such as aluminum or an alloy of aluminum.
In some embodiments, the parameter controllers PRAS(n-N) through PRAS(n), the frequency controllers FCS(m-M) through FCS(m), and the digital signal processor DSPA are parts of a controller of the RF generator RFGA. For example, functions, described herein, as performed by the parameter controllers PRAS(n-N) through PRAS(n), the frequency controllers FCS(m-M) through FCS(m), and the digital signal processor DSPA are performed by the controller of the RF generator RFGA.
In various embodiments, instead of the processor 108, a clock source, such as a clock oscillator or an electronic oscillator, generates the digital pulse signal 136.
In several embodiments, the TCP coil 116 is considered to be a part of the plasma chamber 112.
In some embodiments, when the digital pulse signal 138 has three states S1 through S3 without the states S4 and S5, the digital signal processor DSPA identifies the three states to be S1, S2, and S3 in the same manner in which the digital pulse signal identifies the five states of the digital pulse signal 138 except that the digital signal processor DSPA does not identify the states S4 and S5. Moreover, in various embodiments, when the digital pulse signal 138 has four states S1 through S4 without the state S5, the digital signal processor DSPA identifies the four states to be S1, S2, S3, and S4 in the same manner in which the digital pulse signal identifies the five states of the digital pulse signal 138 except that the digital signal processor DSPA does not identify the state S5.
In various embodiments, when the digital pulse signal 138 has three states S1 through S3 without the states S4 and S5, in response to identifying the occurrence of the state of the digital pulse signal 138 to be S1, S2, or S3, the digital signal processor DSPA sends a signal to a corresponding one of the parameter controllers PRAS(n-N), PRAS(n-1), and PRAS(n). Upon receiving the signal during the occurrence of the state S1, S2, or S3 of the digital pulse signal 138, the corresponding parameter controller PRAS(n-N), PRAS(n-1), or PRAS(n) accesses a parameter level stored within the parameter controller and provides the parameter level to the driver system DRVRA. In some embodiments, when the digital pulse signal 138 has four states S1 through S4 without the state S5, in response to identifying the occurrence of the state of the digital pulse signal 138 to be S1, S2, S3, or S4, the digital signal processor DSPA sends a signal to a corresponding one of the parameter controllers PRAS(n-N), PRAS(n-2), PRAS(n-1), and PRAS(n). Upon receiving the signal during the occurrence of the state S1, S2, S3, or S4 of the digital pulse signal 138, the corresponding parameter controller PRAS(n-N), PRAS(n-2), PRAS(n-1), and PRAS(n) accesses a parameter level stored within the parameter controller and provides the parameter level to the driver system DRVRA.
In various embodiments, when the digital pulse signal 138 has three states S1 through S3 without the states S4 and S5, during the occurrence of one of the three states S1 through S3 of the digital pulse signal 138, the driver system DRVRA generates a current signal based on a corresponding one of the parameter levels PR1, PR2, and PR3, and provides the current signal to the RF power supply 102. Also, during the occurrence of the one of the three states S1 through S3 of the digital pulse signal 138, the RF power supply 102 generates the RF signal 122 upon receiving the current signal from the driver system DRVRA during the occurrence of the one of the three states S1 through S3 of the digital pulse signal 138. The RF signal 122 has the corresponding one of the parameter levels PR1, PR2, and PR3 during the occurrence of the one of the three states S1 through S3 of the digital pulse signal 138.
In some embodiments, when the digital pulse signal 138 has four states S1 through S4 without the state S5, during the occurrence of one of the four states S1 through S4 of the digital pulse signal 138, the driver system DRVRA generates a current signal based on a corresponding one of the parameter levels PR11, PR21, PR31, and PR41, and provides the current signal to the RF power supply 102. Also, during the occurrence of the one of the four states S1 through S4 of the digital pulse signal 138, the RF power supply 102 generates the RF signal 122 upon receiving the current signal from the driver system DRVRA during the occurrence of the one of the four states S1 through S4 of the digital pulse signal 138. The RF signal 122 has the corresponding one of the parameter levels PR11, PR21, PR31, and PR41 during the occurrence of the one of the four states S1 through S4 of the digital pulse signal 138.
In some embodiments, the RF generator RFGA is coupled via the RF cable 128, the impedance match 104, and the RF transmission line 126 to the TCP coil 116 instead of to the substrate support 114. Moreover, the RF generator RFGB is coupled via the RF cable 148, the impedance match 120, and the RF transmission line 132 to the substrate support 114 instead of to the TCP coil 116. For example, the modified RF signal 124 is supplied to the TCP coil 116 instead of the substrate support 114. Moreover, the modified RF signal 146 is supplied to the substrate support 114 instead of the TCP coil 116.
In various embodiments, the TCP coil is coupled to a ground potential instead of to the RF generator RFGB.
In some embodiments, the RF generator RFGA is coupled to the TCP coil 116 and the substrate support 114 is coupled to the ground potential.
In several embodiments, a combination of the digital signal processor DSPA, the parameter controllers PRAS(n-N) through PRAS(n), and the frequency controllers FCS(n-N) through FCS(n) are sometimes referred to herein as a controller. For example, each of the digital signal processor DSPA, the parameter controller PRAS(n-N), the parameter controller PRAS(n-1), the parameter controller PRAS(n), the frequency controller FCS(n-N), and the frequency controller FCS(n) is a portion, such as a hardware circuit or a software module, of the controller.
In various embodiments, any parameter levels, described herein, of the RF signal 122 are provided from the processor 108 via the connection medium 142 or another connection medium to the digital signal processor DSPA. In some embodiments, any frequency levels, described herein, of the RF signal 122 are provided from the processor 108 via the connection medium 140 or another connection medium to the digital signal processor DSPA. The parameter levels and the frequency levels, described herein, of the RF signal 122 are stored in the memory device 110.
During the state S1, the graph 202 has the logic level of one. Also, during the state S2, the graph 202 has the logic level of two. Moreover, during the state S3, the graph 202 has the logic level of three. For example, during a time period between 0 and t12, the logic level of the digital pulse signal 204 is one, during a time period between t12 and t22, the logic level of the digital pulse signal 204 is two, and during the time period between t22 and t32, the logic level of the digital pulse signal 204 is three.
The states S1 through S3 of the digital pulse signal 204 repeat periodically after the time t32. For example, during a time period between the times t32 and t42, the logic level of the digital pulse signal 204 is one, during a time period between the times t42 and t52, the logic level of the digital pulse signal 204 is two, and during the time period between the times t52 and t62, the logic level of the digital pulse signal 204 is three. As another example, during a time period between the times t62 and t72, the logic level of the digital pulse signal 204 is one, during a time period between the times t72 and t82, the logic level of the digital pulse signal 204 is two, and during the time period between the times t82 and t92, the logic level of the digital pulse signal 204 is three.
It should be noted that a duty cycle of the digital pulse signal 204 during the state S1 is p %, where p is a positive real number less than 100. For example, p % ranges from and including 20% to 40%. Moreover, a duty cycle of the digital pulse signal 204 during the state S2 is q %, where q is a positive real number less than 100%. For example, q % ranges from and including 20% to 40%. Also, a duty cycle of the digital pulse signal 204 during the state S3 is (100-p-q)%. For example, the duty cycle of the digital pulse signal 204 during the state S3 ranges from and including 20% to 40%. It should be noted that the duty cycles for the states S1 through S3 of the digital pulse signal 204 add to 100%, which is one occurrence of a cycle of the digital pulse signal 204.
The graph 206 plots a logic level of a digital pulse signal 208, which is an example of the digital pulse signal 136 of
The digital pulse signal 208 repeats the states S0 and S1 after the time t32. For example, the digital pulse signal 208 has the logic level of zero during a time period between t32 and the time t42, has the logic level of one during a time period between the time t42 and the time t62, has the logic level of zero during a time period between t62 and the time t72, and has the logic level of one during a time period between the time t72 and the time t92.
The graph 210 plots the parameter levels PR1, PR2, and PR3 of a parameter 212 of the RF signal 122 of
As another illustration, the parameter 212 transitions from the parameter level PR1 to the parameter level PR2 at approximately the same time, such as at the time t12 or within a pre-defined time period from the time t12, at which the digital pulse signal 204 transitions from the logic level 1 to the logic level 2. As yet another illustration, the parameter 212 transitions from the parameter level PR2 to the parameter level PR3 at approximately the same time, such as at the time t22 or within the pre-defined time period from the time t22, at which the digital pulse signal 204 transitions from the logic level 2 to the logic level 3. As another illustration, the parameter 212 transitions from the parameter level PR3 to the parameter level PR1 at approximately the same time, such as at the time t32 or within the pre-defined time period from the time t32, at which the digital pulse signal 204 transitions from the logic level 3 to the logic level 1. An example of the pre-defined time period, as used herein, from a time is a time period that is within 0-10% from the time. For example, the pre-defined time period from the time t32 is within 1-10% from the time t32. As another example, the pre-defined time period from the time t12 is within 1-10% from the time t12.
As another example, the parameter levels PR1 through PR3 repeat periodically after the time t32. To illustrate, the parameter 212 has the state S1 during the time period between the times t32 and t42, the state S2 during the time period between the times t42 and t52, and the state S3 during the time period between the times t52 and t62. As another illustration, the parameter 212 has the state S1 during the time period between the times t62 and t72, the state S2 during the time period between the times t72 and t82, and the state S3 during the time period between the times t82 and t92. As another illustration, the parameter 212 transitions from the parameter level PR1 to the parameter level PR2 at approximately the same time, such as at the time t42 or within the pre-defined time period from the time t42, at which the digital pulse signal 204 transitions from the logic level 1 to the logic level 2. As yet another illustration, the parameter 212 transitions from the parameter level PR2 to the parameter level PR3 at approximately the same time, such as at the time t52 or within the pre-defined time period from the time t52, at which the digital pulse signal 204 transitions from the logic level 2 to the logic level 3. As another illustration, the parameter 212 transitions from the parameter level PR3 to the parameter level PR1 at approximately the same time, such as at the time t62 or within the pre-defined time period from the time t62, at which the digital pulse signal 204 transitions from the logic level 3 to the logic level 1.
There is a stepwise increase from the parameter level PR1 to the parameter level PR3. For example, the parameter level PR2 is greater than the parameter level PR1 and the parameter level PR3 is greater than the parameter level PR2.
An example of the parameter level PR1 is al % of a maximum amount of bias voltage that is supplied to the substrate support 114 of
It should be noted that a difference between any two consecutive ones of the parameter levels PR1, PR2, and PR3 ranges from and including 15% to 35%. For example, the parameter level PR2 is at least 20% greater than the parameter level PR1 and the parameter level PR3 is at least 20% greater than the parameter level PR2. As another example, a parameter level increase from the parameter level PR1 to the parameter level PR2 or from the parameter level PR2 to the parameter level PR3 ranges from and including 30% to 35%. The parameter level PR2 is consecutive to the parameter level PRE Similarly, the parameter level PR3 is consecutive to the parameter level PR2.
The graph 214 plots the frequency levels f1 and f2 of a frequency 216 of the RF signal 122 versus the time t. The frequency level f1 ranges between 0.8 megahertz and 2 megahertz. For example, the frequency level f1 is 1 megahertz. The frequency level f2 ranges between 10 and 14 megahertz. For example, the frequency level f2 ranges from and including 10 megahertz to 13.5 megahertz.
The frequency 216 is concurrent with, such as is substantially synchronized with, the digital pulse signal 208. For example, the frequency 216 is at the frequency level f1 during the state S0 and at the frequency level f2 during the state S1. To illustrate, the frequency 216 is at the frequency level f1 during a time period between the time 0 and the time t12 and is at the frequency level f2 for a time period between the time t12 and the time t32. As another illustration, the frequency 216 transitions from the frequency level f1 to the frequency level f2 at approximately the same time, such as at the time t12 or within the pre-defined time period from the time t12, at which the digital pulse signal 208 transitions from the logic level 0 to the logic level 1. As yet another illustration, the frequency 216 transitions from the frequency level f2 to the frequency level f1 at approximately the same time, such as at the time t32 or within the pre-defined time period from the time t32, at which the digital pulse signal 208 transitions from the logic level 1 to the logic level 0.
As another example, the frequency levels f1 and f2 repeat periodically after the time t32. To illustrate, the frequency 216 is at the frequency level f1 during a time period between the time t32 and the time t42 and is at the frequency level f2 for a time period between the time t42 and the time t62. As another illustration, the frequency 216 is at the frequency level f1 during a time period between the time t62 and the time t72 and is at the frequency level f2 for a time period between the time t72 and the time t92. As another illustration, the frequency 216 transitions from the frequency level f1 to the frequency level f2 at approximately the same time, such as at the time t42 or within the pre-defined time period from the time t42, at which the digital pulse signal 208 transitions from the logic level 0 to the logic level 1. As yet another illustration, the frequency 216 transitions from the frequency level f2 to the frequency level f1 at approximately the same time, such as at the time t62 or within the pre-defined time period from the time t62, at which the digital pulse signal 208 transitions from the logic level 1 to the logic level 0.
A difference between the frequency levels f1 and f2 is greater than a preset range. As an example, the frequency level f2 is greater than the frequency level f1 by at least 20%. To illustrate, an example of the frequency level f1 ranges from including 400 kHz to 2 MHz and an example of the frequency level f2 ranges from and including 10 MHz to 13 MHz.
When the parameter 212 is pulsed to be at a low level simultaneous with pulsing the frequency 216 at a low level and the parameter 212 is pulsed to be at a high level simultaneous with pulsing the frequency 216 at a high level, there is a decrease in an angular spread of ions of plasma within the plasma chamber 112 of
In some embodiments, instead of pulsing of the frequency 216 between the frequency levels f1 and f2, the RF signal 122 has a constant frequency level. For example, a difference between any two values of the constant frequency level is less than the preset range. To illustrate, a highest of values of the constant frequency level is at most 20% from a lowest of the values of the constant frequency level.
In various embodiments, a duty cycle of the frequency 216 is different than that illustrated in
The graph 218 plots a logic level of a digital pulse signal 220, which is an example of the digital pulse signal 136 of
The digital pulse signal 220 repeats the states S0 and S1 after the time t32. For example, the digital pulse signal 220 has the logic level of one during the time period between t32 and the time t42, has the logic level of zero during the time period between the time t42 and the time t62, has the logic level of one during the time period between t62 and the time t72, and has the logic level of zero during the time period between the time t72 and the time t92.
The graph 222 plots the frequency 224 of the RF signal 122 versus the time t. The frequency 224 is concurrent with, such as substantially synchronized with, the digital pulse signal 220 and is reverse pulsed compared to the frequency 216 of
The frequency 224 repeats the states S0 and S1 after the time t32. For example, the frequency 224 has the frequency level f2 during the time period between t32 and the time t42, has the frequency level f1 during the time period between the time t42 and the time t62, has the frequency level f2 during the time period between t62 and the time t72, and has the frequency level f1 during the time period between the time t72 and the time t92.
When the parameter 212 is pulsed at the low level, the frequency 224 is pulsed at the high level, such as the frequency level f2. To illustrate, during the time period between the times zero and t12, the parameter 212 is at the parameter level PR1 and the frequency 224 is at the frequency level f2. As another example, when the parameter 212 is pulsed at the high level, the frequency 224 is pulsed at the low level, such as the frequency level f1. To illustrate, during a time period between the times t22 and t32, the parameter 212 is at the parameter level PR3 and the frequency 224 is at the frequency level f1. It should be noted that pulsing of the parameter 212 to be at the high level simultaneous with pulsing of the frequency 224 to be at the low level and pulsing of the parameter 212 to be at the low level simultaneous with pulsing of the frequency 224 to be at the high level increases mask selectivity of the substrate 118. The mask selectivity, in some embodiments, is usually a ratio of an etch rate of etching a substrate layer of the substrate 118 below a mask layer of the substrate 118 and an etch rate of etching the mask layer. The mask layer is overlaid over the substrate layer of the substrate 118. The substrate layer 118 is overlaid on top of a silicon layer of the substrate 118. The mask layer allows patterns with very small features to be formed on the substrate layer. For example, the mask layer protects the substrate layer, such as a structured layer, that is located below the mask layer and above the silicon layer.
It should be noted that a time difference between the times t22 and t12 is the same as a time difference between t12 and 0. Similarly, a time difference between the times t32 and t22 is the same as the time difference between t22 and t12, and a time difference between the times t42 and t32 is the same as the time difference between the times t32 and t22. Also, a time difference between the times t52 and t42 is the same as the time difference between the times t42 and t32, and a time difference between the times t62 and t52 is the same as the time difference between the times t52 and t42. A time difference between the times t72 and t62 is the same as the time difference between t62 and t52, and a time difference between the times t82 and t72 is the same as the time difference between the times t72 and t62. A time difference between the times t92 and t82 is the same as the time difference between the times t82 and t72.
In various embodiments, a duty cycle of the frequency 224 is different than that illustrated in
During the state S1, the graph 302 has the logic level of one. Also, during the state S2, the graph 302 has the logic level of two. Moreover, during the state S3, the graph 302 has the logic level of three. During the state S4, the graph 302 has a logic level of four. For example, during a time period between 0 and t13, the logic level of the digital pulse signal 304 is one, during a time period between t13 and t23, the logic level of the digital pulse signal 304 is two, during the time period between t23 and t33, the logic level of the digital pulse signal 304 is three, and during the time period between t33 and t43, the logic level of the digital pulse signal 304 is four.
The states S1 through S4 of the digital pulse signal 304 repeat periodically after the time t43. For example, during a time period between t43 and t53, the logic level of the digital pulse signal 304 is one, during a time period between t53 and t63, the logic level of the digital pulse signal 304 is two, during the time period between t63 and t73, the logic level of the digital pulse signal 304 is three, and during the time period between t73 and t83, the logic level of the digital pulse signal 304 is four. As another example, during a time period between t83 and t93, the logic level of the digital pulse signal 304 is one, during a time period between t93 and t103, the logic level of the digital pulse signal 304 is two, during the time period between t103 and t113, the logic level of the digital pulse signal 204 is three, and during the time period between t113 and t123, the logic level of the digital pulse signal 204 is four.
It should be noted that a duty cycle of the digital pulse signal 304 during the state S1 is p11%, where p11 is a positive real number less than 100. For example, p11% ranges from and including 15% to 35%. Moreover, a duty cycle of the digital pulse signal 304 during the state S2 is q11%, where q11 is a positive real number less than 100%. For example, q11% ranges from and including 15% to 35%. Also, a duty cycle of the digital pulse signal 304 during the state S3 is r11%. For example, r11% ranges from and including 15% to 35%. A duty cycle of the digital pulse signal 304 during the state S4 is (100-p11-g11-r11)%. It should be noted that the duty cycles for the states S1 through S4 of the digital pulse signal 304 add to 100%, which is one occurrence of a cycle of the digital pulse signal 304.
The graph 306 plots a logic level of a digital pulse signal 308, which is an example of the digital pulse signal 136 of
The digital pulse signal 308 repeats the states S0 and S1 after the time t43. For example, the digital pulse signal 308 has the logic level of zero during a time period between t43 and the time t53, has the logic level of one during a time period between the time t53 and the time t83, has the logic level of zero during a time period between t83 and the time t93, and has the logic level of one during a time period between the time t93 and the time t123.
The graph 310 plots the parameter levels PR11, PR21, PR31, and PR41 of a parameter 312 of the RF signal 122 of
As another illustration, the parameter 312 transitions from the parameter level PR11 to the parameter level PR21 at approximately the same time, such as at the time t13 or within the pre-defined time period from the time t13, at which the digital pulse signal 304 transitions from the logic level 1 to the logic level 2. As yet another illustration, the parameter 312 transitions from the parameter level PR21 to the parameter level PR31 at approximately the same time, such as at the time t23 or within the pre-defined time period from the time t23, at which the digital pulse signal 304 transitions from the logic level 2 to the logic level 3. As another illustration, the parameter 312 transitions from the parameter level PR31 to the parameter level PR41 at approximately the same time, such as at the time t33 or within the pre-defined time period from the time t33, at which the digital pulse signal 304 transitions from the logic level 3 to the logic level 4. As another illustration, the parameter 312 transitions from the parameter level PR41 to the parameter level PR11 at approximately the same time, such as at the time t43 or within the pre-defined time period from the time t43, at which the digital pulse signal 304 transitions from the logic level 4 to the logic level 1.
As another example, the parameter levels PR11 through PR41 repeat periodically after the time t43. To illustrate, the parameter 312 has the state S1 during the time period between the times t43 and t53, the state S2 during the time period between the times t53 and t63, the state S3 during the time period between the times t63 and t73, and the state S4 during the time period between the times t73 and t83. As another illustration, the parameter 312 has the state S1 during the time period between the times t83 and t93, the state S2 during the time period between the times t93 and t103, the state S3 during the time period between the times t103 and t113, and the state S4 during the time period between the times t113 and t123.
There is a stepwise increase from the parameter level PR11 to the parameter level PR41. For example, the parameter level PR21 is greater than the parameter level PR11, the parameter level PR31 is greater than the parameter level PR21, and the parameter level PR41 is greater than the parameter level PR31.
An example of the parameter level PR11 is a11% of the maximum amount of bias voltage that is supplied to the substrate support 114 of
It should be noted that a difference between any two consecutive ones of the parameter levels PR11, PR21, PR31, and PR41 ranges from and including 15% to 30%. For example, the parameter level PR21 is at least 20% greater than the parameter level PR11, the parameter level PR31 is at least 20% greater than the parameter level PR21, and the parameter level PR41 is at least 20% greater than the parameter level PR31. As another example, a parameter level increase from the parameter level PR11 to the parameter level PR21 or from the parameter level PR21 to the parameter level PR31 or from the parameter level PR31 to the parameter level PR41 ranges from and including 20% to 30%. The parameter level PR21 is consecutive to the parameter level PR11. Similarly, the parameter level PR31 is consecutive to the parameter level PR21 and the parameter level PR41 is consecutive to the parameter level PR31.
The graph 314 plots the frequency levels f1 and f2 of a frequency 316 of the RF signal 122 versus the time t. The frequency 316 is concurrent with, such as substantially synchronized with, the digital pulse signal 308. For example, the frequency 316 is at the frequency level f1 during the state S0 and at the frequency level f2 during the state S1. To illustrate, the frequency 316 is at the frequency level f1 during a time period between the time zero and the time t13 and is at the frequency level f2 for a time period between the time t13 and the time t43. As another illustration, the frequency 316 transitions from the frequency level f1 to the frequency level f2 at approximately the same time, such as at the time t13 or within the pre-defined time period from the time t13, at which the digital pulse signal 308 transitions from the logic level 0 to the logic level 1. As yet another illustration, the frequency 316 transitions from the frequency level f2 to the frequency level f1 at approximately the same time, such as at the time t43 or within the pre-defined time period from the time t43, at which the digital pulse signal 308 transitions from the logic level 1 to the logic level 0.
As another example, the frequency levels f1 and f2 repeat periodically after the time t43. To illustrate, the frequency 316 is at the frequency level f1 during a time period between the time t43 and the time t53 and is at the frequency level f2 for a time period between the time t53 and the time t83. As another illustration, the frequency 316 is at the frequency level f1 during a time period between the time t83 and the time t93 and is at the frequency level f2 for a time period between the time t93 and the time t123. As another illustration, the frequency 316 transitions from the frequency level f1 to the frequency level f2 at the time t53 at which the digital pulse signal 308 transitions from the logic level 0 to the logic level 1. As yet another illustration, the frequency 316 transitions from the frequency level f2 to the frequency level f1 at the time t83 at which the digital pulse signal 308 transitions from the logic level 1 to the logic level 0.
When the parameter 312 is pulsed to be at a low level simultaneous with pulsing the frequency 316 at a low level and the parameter 312 is pulsed to be at a high level simultaneous with pulsing the frequency 316 at a high level, there is a decrease in the angular spread of ions of plasma within the plasma chamber 112 of
It should further be noted that when the frequency 316 is at the low level, there is a decrease in temperature of ions of plasma within the plasma chamber 112. A relationship between the temperature of ions, voltage supplied to the ions, and of the angular spread is expressed as
where θ is the angular spread, Ti is the temperature of ions, and Vs is a sheath voltage of plasma sheath of plasma within the plasma chamber 112.
In some embodiments, instead of pulsing of the frequency 316 between the frequency levels f1 and f2, the RF signal 122 has the constant frequency level.
In various embodiments, a duty cycle of the frequency 316 is different than that illustrated in
The digital pulse signal 320 repeats the states S0 and S1 after the time t43. For example, the digital pulse signal 320 has the logic level of one during the time period between t43 and the time t53, has the logic level of zero during the time period between the time t53 and the time t83, has the logic level of one during the time period between t83 and the time t93, and has the logic level of zero during the time period between the time t93 and the time t123.
The graph 322 plots the frequency 324 of the RF signal 122 versus the time t. The frequency 324 is concurrent with, such as substantially synchronized with, the digital pulse signal 320 and is reverse pulsed compared to the frequency 316 of
The frequency 324 repeats the states S0 and S1 after the time t43. For example, the frequency 324 has the frequency level f2 during the time period between t43 and the time t53, has the frequency level f1 during the time period between the time t53 and the time t83, has the frequency level f2 during the time period between t83 and the time t93, and has the frequency level f1 during the time period between the time t93 and the time t123.
When the parameter 312 is pulsed at the low level, the frequency 324 is pulsed at the high level, such as the frequency level f2. To illustrate, during the time period between the times zero and t13, the parameter 312 is at the parameter level PR11 and the frequency 324 is at the frequency level f2. As another example, when the parameter 312 is pulsed at the high level, the frequency 324 is pulsed at the low level, such as the frequency level f1. To illustrate, during a time period between the times t33 and t43, the parameter 312 is at the parameter level PR41 and the frequency 324 is at the frequency level f1. As another illustration, during a time period between the times t23 and t33, the parameter 312 is at the parameter level PR31 and the frequency 324 is at the frequency level f1. It should be noted that pulsing of the parameter 312 to be at the high level simultaneous with pulsing of the frequency 324 to be at the low level and pulsing of the parameter 312 to be at the low level simultaneous with pulsing of the frequency 324 to be at the high level increases the mask selectivity.
It should be noted that a time difference between the times t23 and t13 is the same as a time difference between t13 and 0. Similarly, a time difference between the times t33 and t23 is the same as the time difference between t23 and t13, and a time difference between the times t43 and t33 is the same as the time difference between the times t33 and t23. Similarly, a time difference between the times t53 and t43 is the same as the time difference between the times t43 and t33, and a time difference between the times t63 and t53 is the same as the time difference between the times t53 and t43. A time difference between the times t73 and t63 is the same as the time difference between t63 and t53, and a time difference between the times t83 and t73 is the same as the time difference between the times t73 and t63. A time difference between the times t93 and t83 is the same as the time difference between t83 and t73, and a time difference between the times t103 and t93 is the same as the time difference between the times t93 and t83. Also, a time difference between the times t113 and t103 is the same as the time difference between t103 and t93, and a time difference between the times t123 and t113 is the same as the time difference between the times t113 and t103.
In various embodiments, a duty cycle of the frequency 324 is different than that illustrated in
The digital pulse signal 328 repeats the states S0 and S1 after the time t43. For example, the digital pulse signal 328 has the logic level of zero during the time period between t43 and the time t63, has the logic level of one during the time period between the time t63 and the time t83, has the logic level of zero during the time period between t83 and the time t103, and has the logic level of one during the time period between the time t103 and the time t123.
The graph 330 plots the frequency 332 of the RF signal 122 versus the time t. The frequency 332 is concurrent with, such as substantially synchronized with, the digital pulse signal 328. For example, the frequency 332 has the state S0 during the time period between the times 0 and t23 and has the state S1 during the time period between the times t23 and t43. To illustrate, the frequency 332 has the frequency level f1 during the time period between the times 0 and t23 and has the frequency level f2 during the time period between the times t23 and t43. As another illustration, the frequency 332 transitions from the frequency level f1 to the frequency level f2 at approximately the same time, such as at the time t23 or within the pre-defined time period from the time t23, at which the digital pulse signal 328 transitions from the logic level 0 to the logic level 1. As yet another illustration, the frequency 332 transitions from the frequency level f2 to the frequency level f1 at approximately the same time, such as at the time t43 or within the pre-defined time period from the time t43, at which the digital pulse signal 308 transitions from the logic level 1 to the logic level 0.
The frequency 332 repeats the states S0 and S1 after the time t43. For example, the frequency 332 has the frequency level f1 during the time period between t43 and the time t63, has the frequency level f2 during the time period between the time t63 and the time t83, has the frequency level f1 during the time period between t83 and the time t103, and has the frequency level f2 during the time period between the time t103 and the time t123.
When the parameter 328 is pulsed to be at a low level simultaneous with pulsing the frequency 332 at a low level and the parameter 328 is pulsed to be at a high level simultaneous with pulsing the frequency 332 at a high level, there is a decrease in the angular spread of ions of plasma within the plasma chamber 112 of
In various embodiments, a duty cycle of the frequency 332 is different than that illustrated in
The digital pulse signal 336 repeats the states S0 and S1 after the time t43. For example, the digital pulse signal 336 has the logic level of one during the time period between t43 and the time t63, has the logic level of zero during the time period between the time t63 and the time t83, has the logic level of one during the time period between t83 and the time t103, and has the logic level of zero during the time period between the time t103 and the time t123.
The graph 338 plots the frequency 340 of the RF signal 122 versus the time t. The frequency 340 is concurrent with, such as is substantially synchronized with, the digital pulse signal 336 and is reverse pulsed compared to the frequency 332 of
The frequency 340 repeats the states S0 and S1 after the time t43. For example, the frequency 340 has the frequency level f2 during the time period between t43 and the time t63, has the frequency level f1 during the time period between the time t63 and the time t83, has the frequency level f2 during the time period between t83 and the time t103, and has the frequency level f1 during the time period between the time t103 and the time t123.
When the parameter 312 is pulsed at the low level, the frequency 340 is pulsed at the high level. To illustrate, during the time period between the times zero and t13, the parameter 312 is at the parameter level PR11 and the frequency 340 is at the frequency level f2. As another illustration, during the time period between the times t13 and t23, the parameter 312 is at the parameter level PR21 and the frequency 340 is at the frequency level f2. As another example, when the parameter 312 is pulsed at the high level, the frequency 340 is pulsed at the low level. To illustrate, during a time period between the times t33 and t43, the parameter 312 is at the parameter level PR41 and the frequency 340 is at the frequency level f1. As another illustration, during a time period between the times t23 and t33, the parameter 312 is at the parameter level PR31 and the frequency 340 is at the frequency level f1. It should be noted that pulsing of the parameter 312 to be at the high level simultaneous with pulsing of the frequency 340 to be at the low level and pulsing of the parameter 312 to be at the low level simultaneous with pulsing of the frequency 340 to be at the high level increases the mask selectivity.
In various embodiments, a duty cycle of the frequency 340 is different than that illustrated in
During the state S1, the graph 402 has the logic level of one. Also, during the state S2, the graph 402 has the logic level of two. Moreover, during the state S3, the graph 402 has the logic level of three. During the state S4, the graph 402 has a logic level of four. During the state S5, the graph 402 has a logic level of five. For example, during a time period between 0 and t14, the logic level of the digital pulse signal 404 is one, during a time period between t14 and t24, the logic level of the digital pulse signal 404 is two, during the time period between t24 and t34, the logic level of the digital pulse signal 404 is three, during the time period between t34 and t44, the logic level of the digital pulse signal 404 is four, and during the time period between t44 and t54, the logic level of the digital pulse signal 404 is five.
The states S1 through S5 of the digital pulse signal 404 repeat periodically after the time t54. For example, during a time period between t54 and t64, the logic level of the digital pulse signal 404 is one, during a time period between t64 and t74, the logic level of the digital pulse signal 404 is two, during the time period between t74 and t84, the logic level of the digital pulse signal 404 is three, during the time period between t84 and t94, the logic level of the digital pulse signal 404 is four, and during the time period between t94 and t104, the logic level of the digital pulse signal 404 is five.
It should be noted that a duty cycle of the digital pulse signal 404 during the state S1 is p111%, where pill is a positive real number less than 100. For example, p1111% ranges from and including 10% to 24%. Moreover, a duty cycle of the digital pulse signal 404 during the state S2 is q111%, where q111 is a positive real number less than 100%. For example, q1111% ranges from and including 10% to 24%. Also, a duty cycle of the digital pulse signal 404 during the state S3 is r111%. For example, r111% ranges from and including 10% to 24%. A duty cycle of the digital pulse signal 404 during the state S4 is s111%. For example, s 111% ranges from and including 10% to 24%. A duty cycle of the digital pulse signal 304 during the state S5 is (100-p111-q111-r111-s111)%. It should be noted that the duty cycles for the states S1 through S5 of the digital pulse signal 404 add to 100%, which is one occurrence of a cycle of the digital pulse signal 404.
The graph 406 plots a logic level of a digital pulse signal 408, which is an example of the digital pulse signal 136 of
The digital pulse signal 408 repeats the states S0 and S1 after the time t54. For example, the digital pulse signal 408 has the logic level of zero during a time period between t54 and the time t84 and has the logic level of one during a time period between the time t84 and the time t104.
The graph 410 plots the parameter levels PR111, PR211, PR311, PR411, and PR511 of a parameter 412 of the RF signal 122 of
As another illustration, the parameter 412 transitions from the parameter level PR111 to the parameter level PR211 at approximately the same time, such as at the time t14 or within the pre-defined time period from the time t14, at which the digital pulse signal 404 transitions from the logic level 1 to the logic level 2. As yet another illustration, the parameter 412 transitions from the parameter level PR211 to the parameter level PR311 at approximately the same time, such as at the time t24 or within the pre-defined time period from the time t24, at which the digital pulse signal 404 transitions from the logic level 2 to the logic level 3. As another illustration, the parameter 412 transitions from the parameter level PR311 to the parameter level PR411 at approximately the same time, such as at the time t34 or within the pre-defined time period from the time t34, at which the digital pulse signal 404 transitions from the logic level 3 to the logic level 4. As yet another illustration, the parameter 412 transitions from the parameter level PR411 to the parameter level PR511 at approximately the same time, such as at the time t44 or within the pre-defined time period from the time t44, at which the digital pulse signal 404 transitions from the logic level 4 to the logic level 5. As another illustration, the parameter 412 transitions from the parameter level PR511 to the parameter level PR111 at approximately the same time, such as at the time t54 or within the pre-defined time period from the time t54, at which the digital pulse signal 404 transitions from the logic level 5 to the logic level 1.
As another example, the parameter levels PR111 through PR511 repeat periodically after the time t54. To illustrate, the parameter 412 has the state S1 during the time period between the times t54 and t64, the state S2 during the time period between the times t64 and t74, the state S3 during the time period between the times t74 and t84, the state S4 during the time period between the times t84 and t94, and the state S5 during the time period between the times t94 and t104. As another illustration, the parameter 412 transitions from the parameter level PR111 to the parameter level PR211 at approximately the same time, such as at the time t64 or within the pre-defined time period from the time t64, at which the digital pulse signal 404 transitions from the logic level 1 to the logic level 2. As yet another illustration, the parameter 412 transitions from the parameter level PR211 to the parameter level PR311 at approximately the same time, such as at the time t74 or within the pre-defined time period from the time t74, at which the digital pulse signal 404 transitions from the logic level 2 to the logic level 3. As another illustration, the parameter 412 transitions from the parameter level PR311 to the parameter level PR411 at approximately the same time, such as at the time t84 or within the pre-defined time period from the time t84, at which the digital pulse signal 404 transitions from the logic level 3 to the logic level 4. As yet another illustration, the parameter 412 transitions from the parameter level PR411 to the parameter level PR511 at approximately the same time, such as at the time t94 or within the pre-defined time period from the time t94, at which the digital pulse signal 404 transitions from the logic level 4 to the logic level 5. As another illustration, the parameter 412 transitions from the parameter level PR511 to the parameter level PR111 at approximately the same time, such as at the time t104 or within the pre-defined time period from the time t104, at which the digital pulse signal 404 transitions from the logic level 5 to the logic level 1.
There is a stepwise increase from the parameter level PR111 to the parameter level PR511. For example, the parameter level PR211 is greater than the parameter level PR111, the parameter level PR311 is greater than the parameter level PR211, the parameter level PR411 is greater than the parameter level PR311, and the parameter level PR511 is greater than the parameter level PR411.
An example of the parameter level PR111 is a111% of the maximum amount of bias voltage that is supplied to the substrate support 114 of
It should be noted that a difference between any two consecutive ones of the parameter levels PR111, PR211, PR311, PR411, and PR511 ranges from and including 15% to 25%. For example, the parameter level PR211 is at least 20% greater than the parameter level PR111, the parameter level PR311 is at least 20% greater than the parameter level PR211, the parameter level PR411 is at least 20% greater than the parameter level PR311, and the parameter level PR511 is at least 20% greater than the parameter level PR411. As another example, a parameter level increase from the parameter level PR111 to the parameter level PR211 or from the parameter level PR211 to the parameter level PR311 or from the parameter level PR311 to the parameter level PR411 or from the parameter level PR411 to the parameter level PR511 ranges from and including 15% to 25%. The increase in the parameter level facilitates a higher amount of peak energy of ions of plasma within the plasma chamber 112 and a narrow angular spread of the ions. The parameter level PR211 is consecutive to the parameter level PR111. Similarly, the parameter level PR311 is consecutive to the parameter level PR211, the parameter level PR411 is consecutive to the parameter level PR311, and the parameter level PR511 is consecutive to the parameter level PR411.
The graph 414 plots the frequency levels f1 and f2 of a frequency 416 of the RF signal 122 versus the time t. The frequency 416 is concurrent with, such as substantially synchronized with, the digital pulse signal 408. For example, the frequency 416 is at the frequency level f1 during the state S0 and at the frequency level f2 during the state S1. To illustrate, the frequency 416 is at the frequency level f1 during a time period between the time zero and the time t34 and is at the frequency level f2 for a time period between the time t34 and the time t54. As another illustration, the frequency 416 transitions from the frequency level f1 to the frequency level f2 at approximately the same time, such as at the time t34 or within the pre-defined time period from the time t34, at which the digital pulse signal 408 transitions from the logic level 0 to the logic level 1. As yet another illustration, the frequency 416 transitions from the frequency level f2 to the frequency level f1 at approximately the same time, such as at the time t54 or within the pre-defined time period from the time t54, at which the digital pulse signal 408 transitions from the logic level 1 to the logic level 0. As another example, the frequency levels f1 and f2 repeat periodically after the time t54. To illustrate, the frequency 416 is at the frequency level f1 during a time period between the time t54 and the time t84 and is at the frequency level f2 for a time period between the time t84 and the time t104.
When the parameter 412 is pulsed to be at a low level simultaneous with pulsing the frequency 416 at a low level and the parameter 412 is pulsed to be at a high level simultaneous with pulsing the frequency 416 at a high level, there is a decrease in the angular spread of ions of plasma within the plasma chamber 112 of
In some embodiments, instead of pulsing of the frequency 416 between the frequency levels f1 and f2, the RF signal 122 has the constant frequency level.
In various embodiments, a duty cycle of the frequency 416 is different than that illustrated in
The graph 418 plots a logic level of a digital pulse signal 420, which is an example of the digital pulse signal 136 of
The digital pulse signal 420 repeats the states S0 and S1 after the time t54. For example, the digital pulse signal 420 has the logic level of one during the time period between t54 and the time t84 and has the logic level of zero during the time period between the time t84 and the time t104.
The graph 422 plots the frequency 424 of the RF signal 122 versus the time t. The frequency 424 is concurrent with, such as substantially synchronized with, the digital pulse signal 420 and is reverse pulsed compared to the frequency 416 of
The frequency 424 repeats the states S0 and S1 after the time t54. For example, the frequency 424 has the frequency level f2 during the time period between t54 and the time t84 and has the frequency level f1 during the time period between the time t84 and the time t104.
When the parameter 412 is pulsed at the low level, the frequency 424 is pulsed at the high level, such as the frequency level f2. To illustrate, during the time period between the times zero and t14, the parameter 412 is at the parameter level PR11 and the frequency 424 is at the frequency level f2. As another illustration, during the time period between the times t14 and t24, the parameter 412 is at the parameter level PR21 and the frequency 424 is at the frequency level f2. As another example, when the parameter 412 is pulsed at the high level, the frequency 424 is pulsed at the low level, such as the frequency level f1. To illustrate, during a time period between the times t44 and t54, the parameter 412 is at the parameter level PR511 and the frequency 424 is at the frequency level f1. As another illustration, during a time period between the times t34 and t44, the parameter 412 is at the parameter level PR411 and the frequency 424 is at the frequency level f1. It should be noted that pulsing of the parameter 412 to be at the high level simultaneous with pulsing of the frequency 424 to be at the low level and pulsing of the parameter 412 to be at the low level simultaneous with pulsing of the frequency 424 to be at the high level increases the mask selectivity.
It should be noted that a time difference between the times t24 and t14 is the same as a time difference between t14 and 0. Similarly, a time difference between the times t34 and t24 is the same as the time difference between t24 and t14, and a time difference between the times t44 and t34 is the same as the time difference between the times t34 and t24. Similarly, a time difference between the times t54 and t44 is the same as the time difference between the times t44 and t34, and a time difference between the times t64 and t54 is the same as the time difference between the times t54 and t44. A time difference between the times t74 and t64 is the same as the time difference between t64 and t54, and a time difference between the times t84 and t74 is the same as the time difference between the times t74 and t64. A time difference between the times t94 and t84 is the same as the time difference between t84 and t74, and a time difference between the times t104 and t94 is the same as the time difference between the times t94 and t84.
It should be noted that the time t is measured in terms of nanoseconds or microseconds. For example, each pulse of a digital pulse signal, described herein, ranges from a few nanoseconds to a few microseconds. As another example, the time t22 (
It should further be noted that the RF generator RFGA is controlled by the processor 108 of
As another illustration, the RF generator RFGA generates the RF signal 122 that pulses between the parameter levels PR11, PR21, PR31, and PR41 of
As yet another illustration, the RF generator RFGA generates the RF signal 122 that pulses between the parameter levels PR111, PR211, PR311, PR411, and PR511 of
As still another illustration, with reference to
As another illustration, with reference to
As yet another illustration, with reference to
As still another illustration, with reference to
As yet another illustration, with reference to
As still another illustration, with reference to
As yet another illustration, with reference to
As another illustration, with reference to
It should be noted that the terms “at approximately the same time” is sometimes referred to herein as “in substantial synchronization with”, and these terms are used interchangeably herein. Moreover, it should further be noted that the frequency of the RF signal 122 pulses concurrently with, such as in substantial synchronization with, the parameter of the RF signal 122. For example, the frequency level f2 is pulsed to the frequency level f1 in substantial synchronization with, such as the time t34 or t84 or t104 or within the pre-defined time period from the time t34 or t84, pulsing from the parameter level PR311 to the parameter level PR411. Moreover, the frequency level f1 is pulsed to the frequency level f2 in substantial synchronization with, such as the time 0 or t54 or t104 or t104 or within the pre-defined time period from the time 0 or t54 or t104 or t104, pulsing from the parameter level PR511 to the parameter level PR111.
It should further be noted that an occurrence of a state of a signal, such as a digital pulse signal or the parameter or the frequency, is a pulse of the signal during a periodic cycle of the signal. For example, with reference to
With reference to
With reference to
With reference to
In various embodiments, a duty cycle of the frequency 424 is different than that illustrated in
It should be noted that any parameter level of the RF signal 122 is an envelope, such as a peak-to-peak amplitude or a zero-to-peak amplitude, of multiple parameter values of the RF signal 122. For example, each of the parameter levels PR1, PR2, PR3, PR11, PR21, PR31, PR41, PR111, PR211, PR311, PR411, and PR511 is a peak-to-peak amplitude of magnitudes of the parameter of the RF signal 122.
Similarly, it should be noted that any frequency level of the RF signal 122 is an envelope, such as a peak-to-peak amplitude or a zero-to-peak amplitude, of multiple frequency values of the RF signal 122. For example, each of the frequency levels f1 and f2 is a peak-to-peak amplitude of magnitudes of the frequency of the RF signal 122.
It should be noted that the state S1 of the parameter 212 is the same as the state S1 of the digital pulse signal 204 of
It should be noted that as illustrated in the graphs 502-508, the angular distribution decreases with an increase in a magnitude of a continuous wave voltage signal applied to the wafer support. For example, with an increase in the magnitude of the continuous wave voltage signal from 200 volts to 1600 volts, the angular distribution decreases.
It should further be noted that the RF signal 122 of
As illustrated from the graphs 602, 604, 606, 608, 610, and 612, the angular spread at the bottom of the channel for multi-level pulsing of the parameter is lower compared to the angular distribution for a continuous wave signal. The angular spread at the bottom of the channel is achieved when multi-level pulsing of the parameter of the RF signal 122 is applied to the substrate support 114 of
A voltage of plasma sheath of plasma within the plasma chamber 112 charges and discharges based on an equation VHigh_Peak=VHigh+VLowe(−t/RC), where VHigh is a voltage level during a high state, such as the state S3, or S4, or S5, VLow is a voltage level during a low state, such as the state S1 or S2, t is the time, RC is a resistor capacitor (RC) time constant, and VHigh_Peak is the voltage of the plasma sheath. As the voltage level increases from the low state to the high state, one plasma sheath develops on another plasma sheath, based on the equation, to form a unified plasma sheath. A cumulative voltage of the unified plasma sheath increases to result in a higher sheath voltage, such as that illustrated in
As illustrated with respect to
As illustrated in
It should be noted that multi-level pulsing of the parameter of the RF signal 122 in conjunction with the constant frequency level or in conjunction with the two-level pulsing of the frequency of the RF signal 122 increases an etch rate of etching the substrate 122 of
It should be noted that multi-level pulsing of the parameter of the RF signal 122 in conjunction with the constant frequency level or in conjunction with the two-level pulsing of the frequency of the RF signal 122 increases mask selectivity during an etch operation. For example, the critical dimension of the channel of the mask layer of the substrate 118 of
Also, the graph 1124 has a plot 1124D that is generated when the three-level pulsing of the parameter of the RF signal 122 of
It should be noted that there is the decrease in an erosion of the mask layer of the substrate 118 of
Moreover, the driver system 1202 is coupled to the DC power supply 1204, which is coupled to the RF filter 1206. The RF filter 1206 is coupled to the substrate support 114 via a transmission medium 1210, such as a conductor or a cable. For example, the RF filter 1206 is coupled to the lower electrode of the substrate support 114 via the transmission medium 1210.
The processor 108 generates and sends a digital pulse signal 1212, such as a clock signal, via the connection medium 1208 to the driver system 1202. The digital pulse signal 1212 has multiple occurrences of a state S0 and multiple occurrences of another state S1. For example, the digital pulse signal 1212 pulses between the states S0 and S1. In addition, during the state S0 of the digital pulse signal 1212, the processor 108 sends a parameter level, such as a parameter level DC1, or DC11, or DC111, of the DC signal 1214 to be generated by the DC power supply 1204. Similarly, during the state S1 of the digital pulse signal 1212, the processor 108 sends a parameter level, such as a parameter level DC0, or DC01, or DC001, of the DC signal 1214 to be generated by the DC power supply 1204.
Upon receiving the digital pulse signal 1212 and the parameter level of the DC signal 1214 during an occurrence of the state S0 of the digital pulse signal 1212, the driver system 1202 generates a current signal based on the parameter level of the DC signal 1214 for the state S0 of the digital pulse signal 1212 and sends the current signal to the DC power supply 1204. For example, during the state S1 of the parameter 212 of
It should be noted that with reference to
Upon receiving the current signal during the occurrence of the state S0 of the digital pulse signal 1212, the DC power supply 1204 generates the DC signal 1214 having the parameter level DC1 or DC11 or DC111, and supplies the DC signal 1214 to the lower electrode of the substrate support 114 via the RF filter 1206 and the transmission medium 1210. An example of the DC signal 1214 includes a DC voltage signal or a DC power signal. To illustrate, the DC signal 1214 has a positive amount of voltage or a positive amount of power. The DC signal 1214 is not sinusoidal. The DC signal 1214 during the state S0 of the digital pulse signal 1212 has the parameter level DC1 or DC11 or DC111.
On the other hand, upon receiving the digital pulse signal 1212 and the parameter level of the DC signal 1214 during an occurrence of the state S1 of the digital pulse signal 1212, the driver system 1202 generates the current signal based on the parameter level of the DC signal 1214 for the state S1 of the digital pulse signal 1212 and sends the current signal to the DC power supply 1204. For example, during the states S2 and S3 of the parameter 212 of
It should be noted that with reference to
Upon receiving the current signal during the occurrence of the state S1 of the digital pulse signal 1212, the DC power supply 1204 generates the DC signal 1214 having the parameter level DC0 or DC01 or DC001, and supplies the DC signal 1214 to the lower electrode of the substrate support 114 via the RF filter 1206 and the transmission medium 1210. The DC signal 1214 during the state S1 of the digital pulse signal 1212 has the parameter level DC0 or DC01 or DC001.
With reference back to
It should be noted that in some embodiments, the parameter level PR1 (
When the parameter level PR1, or PR11, or PR111 is zero, the RF signal 122 is replaced with the DC signal 1214. The replacement of the parameter levels PR1 with the parameter level DC1 or of the parameter levels PR11 with the parameter level DC11 or of the parameter levels PR111 with the parameter level DC111 decelerates high energy ions of plasma within the plasma chamber 112 while preserving a low amount of the angular spread of the ions at low energies.
In various embodiments, any DC parameter levels, described herein, of the DC signal 1214 are provided from the processor 108 via the connection medium 1208 or another connection medium to driver system 1202. The DC parameter levels, described herein, of the DC signal 1214 are stored in the memory device 110.
The graph 1314 plots the parameter 1308 versus the time t. The parameter 1308 pulses between the parameter level DC1 and the parameter level DC0 and is substantially synchronized to the digital pulse signal 1302. For example, the parameter 1308 has the parameter level of DC1 during the state S0 of the digital pulse signal 1304 and the parameter level of DC0 during the state S1 of the digital pulse signal 1304. To illustrate, the parameter 1308 has the parameter level of DC1 during the time period between zero and the time t12 and has the parameter level of DC0 during the time period between the time t12 and the time t32. As another illustration, the parameter 1308 has the parameter level of DC1 during the time period between t32 and the time t42, has the parameter level of DC0 during the time period between the time t42 and the time t62, has the parameter level of DC1 during the time period between t62 and the time t72, and has the parameter level of DC0 during the time period between the time t72 and the time t92.
As another illustration, the parameter 1308 transitions from the parameter level of DC0 to the parameter level DC1 at approximately the same time, such as at the time 0 or within the pre-defined time period from the time 0, at which the digital pulse signal 1302 transitions from the logic level 1 to the logic level 0. The parameter 1308 transitions from the parameter level DC1 to the parameter level DC0 at approximately the same time, such as at the time t12 or within the pre-defined time period from the time t12, at which the digital pulse signal 1304 transitions from the logic level 0 to the logic level 1. The parameter 1308 further transitions from the parameter level DC0 to the parameter level DC1 at approximately the same time, such as at the time t32 or within the pre-defined time period from the time t32, at which the digital pulse signal 1304 transitions from the logic level one to the logic level zero.
The parameter 1308 transitions from the parameter level DC1 to the parameter level of DC0 at approximately the same time, such as at the time t42 or within the pre-defined time period from the time t42, at which the digital pulse signal 1304 transitions from the logic level 0 to the logic level 1. The parameter 1308 thereafter transitions from the parameter level DC0 to the parameter level DC1 at approximately the same time, such as at the time t62 or within the pre-defined time period from the time t62, at which the digital pulse signal 1304 transitions from the logic level 1 to the logic level 0. The parameter 1308 thereafter transitions from the parameter level DC1 to the parameter level DC0 at approximately the same time, such as at the time t72 or within the pre-defined time period from the time t72, at which the digital pulse signal 1304 transitions from the logic level 0 to the logic level 1. The parameter 1308 thereafter transitions from the parameter level DC0 to the parameter level DC1 at approximately the same time, such as at the time t92 or within the pre-defined time period from the time t92, at which the digital pulse signal 1304 transitions from the logic level 1 to the logic level 0.
An example of the parameter level DC0 ranges from and including 0% to 50% of a maximum parameter value. For example, all magnitudes of the parameter level DC0 are within 5% to 20% of the maximum parameter value. An example of the parameter level DC1 ranges from and including 80% to 100% of the maximum parameter value. As an example, the DC power supply 1204 is not capable of generating a value greater than the maximum parameter value.
It should be noted that the DC signal 1308 is synchronized substantially with the parameter 212 of the RF signal 122 of
As another example, the DC signal 1308 has the parameter level of DC0 and the parameter 212 has the parameter level of PR2 during the time period between the times t22 and t12, during the time period between the times t52 and t42, and during the time period between the times t82 and t72. As another example, the DC signal 1308 has the parameter level of DC0 and the parameter 212 has the parameter level of PR3 during the time period between the times t32 and t22, during the time period between the times t62 and t52, and during the time period between the times t92 and t82. As yet another example, the DC signal 1308 transitions from the parameter level DC0 to the parameter level DC1 at approximately the same time, such as at the time t32 or within the pre-defined time period from the time t32 and at the time t62 or within the pre-defined time period from the time t62 or at the time t92 or within the pre-defined time period from the time t92, at which the parameter 212 transitions from the parameter level PR3 to the parameter level PRE
The graph 1314 plots the parameter 1316 versus the time t. The parameter 1316 pulses between the parameter level DC11 and another parameter level of DC01 and is synchronized to the digital pulse signal 1312. For example, the parameter 1316 has the parameter level of DC11 during the state S0 of the digital pulse signal 1312 and the parameter level of DC01 during the state S1 of the digital pulse signal 1312. To illustrate, the parameter 1316 has the parameter level of DC11 during the time period between zero and the time t13 and has the parameter level of DC01 during the time period between the time t13 and the time t43. As another illustration, the parameter 1316 has the parameter level of DC11 during the time period between t43 and the time t53, has the parameter level of DC01 during the time period between the time period between t53 and the time t83, has the parameter level of DC11 during the time period between the time t83 and the time t93, and has the parameter level of DC01 during the time period between the time t93 and the time 123.
As another illustration, the parameter 1316 transitions from the parameter level DC01 to the parameter level DC11 at approximately the same time, such as at the time 0 or within the pre-defined time period from the time 0, at which the digital pulse signal 1312 transitions from the logic level 1 to the logic level 0. The parameter 1316 transitions from the parameter level DC11 to the parameter level DC01 at approximately the same time, such as at the time t13 or within the pre-defined time period from the time t13, at which the digital pulse signal 1312 transitions from the logic level 0 to the logic level 1. The parameter 1316 further transitions from the parameter level DC01 to the parameter level DC11 at approximately the same time, such as at the time t43 or within the pre-defined time period from the time t43, at which the digital pulse signal 1312 transitions from the logic level one to the logic level zero.
The parameter 1316 transitions from the parameter level DC11 to the parameter level of DC01 at approximately the same time, such as at the time t53 or within the pre-defined time period from the time t53, at which the digital pulse signal 1312 transitions from the logic level 0 to the logic level 1. The parameter 1316 thereafter transitions from the parameter level DC01 to the parameter level DC11 at approximately the same time, such as at the time t83 or within the pre-defined time period from the time t83, at which the digital pulse signal 1312 transitions from the logic level 1 to the logic level 0. The parameter 1316 thereafter transitions from the parameter level DC11 to the parameter level DC01 at approximately the same time, such as at the time t93 or within the pre-defined time period from the time t93, at which the digital pulse signal 1312 transitions from the logic level 0 to the logic level 1. The parameter 1316 thereafter transitions from the parameter level DC01 to the parameter level DC11 at approximately the same time, such as at the time t123 or within the pre-defined time period from the time t123, at which the digital pulse signal 1312 transitions from the logic level 1 to the logic level 0.
An example of the parameter level DC01 ranges from and including 0% to 50% of the maximum parameter value. For example, all magnitudes of the parameter level DC01 are within 5% to 20% of the maximum parameter value. An example of the parameter level DC11 ranges from and including 80% to 100% of the maximum parameter value.
It should be noted that the DC signal 1316 is synchronized substantially with the parameter 312 of
As another example, the DC signal 1316 has the parameter level of DC01 and the parameter 312 has the parameter level of PR21 during the time period between the times t23 and t13, during the time period between the times t63 and t53, and during the time period between the times t103 and t93. As another example, the DC signal 1316 has the parameter level of DC01 and the parameter 312 has the parameter level of PR31 during the time period between the times t33 and t23, during the time period between the times t73 and t63, and during the time period between the times t113 and t103. As yet another example, the DC signal 1316 has the parameter level of DC01 and the parameter 312 has the parameter level of PR41 during the time period between the times t43 and t33, during the time period between the times t83 and t73, and during the time period between the times t123 and t113. As yet another example, the DC signal 1316 transitions from the parameter level DC01 to the parameter level DC11 at approximately the same time, such as at the time t43 or within the pre-defined time period from the time t43 and at the time t83 or within the pre-defined time period from the time t83 or at the time t123 or within the pre-defined time period from the time t123, at which the parameter 312 transitions from the parameter level PR41 to the parameter level PR11.
The graph 1322 plots the parameter 1324 versus the time t. The parameter 1324 pulses between the parameter level DC111 and another parameter level of zero and is synchronized to the digital pulse signal 1320. For example, the parameter 1324 has the parameter level of DC111 during the state S0 of the digital pulse signal 1320 and the parameter level of DC001 during the state S1 of the digital pulse signal 1320. To illustrate, the parameter 1324 has the parameter level of DC111 during the time period between zero and the time t14 and has the parameter level of DC001 during the time period between the time t14 and the time t54. As another illustration, the parameter 1324 has the parameter level of DC111 during the time period between t54 and the time t64, and has the parameter level of DC001 during the time period between the time t64 and the time t104.
As another illustration, the parameter 1324 transitions from the parameter level DC001 to the parameter level DC111 at approximately the same time, such as at the time 0 or within the pre-defined time period from the time 0, at which the digital pulse signal 1320 transitions from the logic level 1 to the logic level 0. The parameter 1324 transitions from the parameter level DC111 to the parameter level DC001 at approximately the same time, such as at the time t14 or within the pre-defined time period from the time t14, at which the digital pulse signal 1320 transitions from the logic level 0 to the logic level 1. The parameter 1324 further transitions from the parameter level DC001 to the parameter level DC111 at approximately the same time, such as at the time t54 or within the pre-defined time period from the time t54, at which the digital pulse signal 1320 transitions from the logic level one to the logic level zero.
The parameter 1324 transitions from the parameter level DC111 to the parameter level of DC001 at approximately the same time, such as at the time t64 or within the pre-defined time period from the time t64, at which the digital pulse signal 1320 transitions from the logic level 0 to the logic level 1. The parameter 1320 thereafter transitions from the parameter level DC001 to the parameter level DC111 at approximately the same time, such as at the time t104 or within the pre-defined time period from the time t104, at which the digital pulse signal 1320 transitions from the logic level 1 to the logic level 0.
An example of the parameter level DC011 ranges from and including 0% to 50% of the maximum parameter value. For example, all magnitudes of the parameter level DC011 are within 5% to 20% of the maximum parameter value. An example of the parameter level DC111 ranges from and including 80% to 100% of the maximum parameter value.
It should be noted that the DC signal 1324 is synchronized substantially with the parameter 412 of
As another example, the DC signal 1324 has the parameter level of DC001 and the parameter 412 has the parameter level of PR211 during the time period between the times t24 and t14 and during the time period between the times t74 and t64. As another example, the DC signal 1324 has the parameter level of DC001 and the parameter 412 has the parameter level of PR311 during the time period between the times t34 and t24 and during the time period between the times t84 and t74. As yet another example, the DC signal 1324 has the parameter level of DC001 and the parameter 412 has the parameter level of PR411 during the time period between the times t44 and t34 and during the time period between the times t94 and t84. As another example, the DC signal 1324 has the parameter level of DC001 and the parameter 412 has the parameter level of PR511 during the time period between the times t54 and t44 and during the time period between the times t104 and t94. As yet another example, the DC signal 1324 transitions from the parameter level DC001 to the parameter level DC111 at approximately the same time, such as at the time t54 or within the pre-defined time period from the time t54 and at the time t104 or within the pre-defined time period from the time t104, at which the parameter 412 transitions from the parameter level PR511 to the parameter level PR111.
The processor 108 generates and sends a digital pulse signal 1402, such as a clock signal, via the connection medium 1402 to the RF generator RFGC. Upon receiving the digital pulse signal 1402, the RF generator RFGC generates an RF signal 1406 that pulses between multiple parameter levels, such as a parameter level PR1C and another parameter level PR2C, or a parameter level PR11C and another parameter level PR21C, or a parameter level PR111C and another parameter level PR211C. As an example, the parameter level PR1C is at most 20% of the parameter level PR2C and the parameter level PR2C is at 100% power or voltage that the RF generator RFGC is capable of supplying. Similarly, as an example, the parameter level PR11C is at most 20% of the parameter level PR21C and the parameter level PR21C is at 100% power or voltage that the RF generator RFGC is capable of supplying. As yet another example, the parameter level PR111C is at most 20% of the parameter level PR211C and the parameter level PR211C is at 100% power or voltage that the RF generator RFGC is capable of supplying. The RF signal 1406 is supplied from the RF generator RFGC via the RF cable 130 to the impedance match 120.
The impedance match 120 matches an impedance of the load coupled to the output of the impedance match 120 with that of a source, such as the RF generator RFGC and the RF cable 130, coupled to the input of the impedance match 120 to generate a modified RF signal 1408 from the RF signal 1406. The modified RF signal 1408 is sent from the impedance match 120 to the TCP coil 116. Upon receiving the modified RF signal 1408 in addition to receiving the modified RF signal 124 and the one or more process gases, plasma is stricken or maintained within the plasma chamber 112 to process the substrate 118. The application of the modified RF signal 1408 generated from the RF signal 1406 reduces the angular spread of ions of plasma within the plasma chamber 112 at low energies of the ions.
Upon receiving the digital pulse signal 1402 from the processor 108, the digital signal processor DSPC identifies an occurrence of a state of the digital pulse signal 1402. For example, the digital signal processor DSPC determines whether the logic level of the digital pulse signal 1402 is greater or lower than the predetermined threshold. Upon determining that the logic level of the digital pulse signal 1402 is greater than the predetermined threshold, the digital signal processor DSPC identifies an occurrence of the state of the digital pulse signal 1402 to be S1. On the other hand, upon determining that the logic level of the digital pulse signal 1402 is less than the predetermined threshold, the digital signal processor DSPC identifies an occurrence of the state of the digital pulse signal 1402 to be S0. As another example, the digital signal processor DSPC determines whether the logic level of the digital pulse signal 1402 is zero or one. Upon determining that the logic level of the digital pulse signal 1402 is one, the digital signal processor DSPC identifies the occurrence of the state of the digital pulse signal 1402 to be S1. On the other hand, upon determining that the logic level of the digital pulse signal 1402 is zero, the digital signal processor DSPC identifies the occurrence of the state of the digital pulse signal 1402 to be S0.
Moreover, in response to identifying the occurrence of the state of the digital pulse signal 1402 to be S0, the digital signal processor DSPC sends a signal to the parameter controller PRCS0. Upon receiving the signal during the occurrence of the state S0 of the digital pulse signal 1402, the parameter controller PRCS0 accesses a parameter level stored within the parameter controller PRCS0 and provides the parameter level to the driver system DRVRC. Examples of the parameter level, for the state S0 of the digital pulse signal 1402, stored within the parameter controller PRCS0 include the parameter level PR1C or PR11C or PR111C (
Also, in response to identifying the occurrence of the state of the digital pulse signal 1402 to be S1, the digital signal processor DSPC sends a signal to the parameter controller PRCS1. Upon receiving the signal during the occurrence of the state S1 of the digital pulse signal 1402, the parameter controller PRCS1 accesses a parameter level stored within the parameter controller PRCS1 and provides the parameter level to the driver system DRVRC. Examples of the parameter level, for the state S1 of the digital pulse signal 1402, stored within the parameter controller PRCS1 include the parameter level PR2C or PR21C or PR211C (
Moreover, in response to identifying the occurrence of the state of the digital pulse signal 1402 to be S0, the digital signal processor DSPC sends a signal to the frequency controller FC. Upon receiving the signal during the occurrence of the state S0 of the digital pulse signal 1402, the frequency controller FC accesses a continuous frequency level stored within the frequency controller FC and provides the continuous frequency level to the driver system DRVRC. For example, a difference between any two values of the continuous frequency level is less than the preset range. To illustrate, a highest of values of the continuous frequency level is at most 20% from a lowest of the values of the continuous frequency level. As another example, the continuous frequency level is not pulsed between two or more frequency levels.
During the occurrence of the state S0 of the digital pulse signal 1402, the driver system DRVRC generates a current signal based on the parameter level PR1C or PR11C or PR111C and the continuous frequency level and provides the current signal to the RF power supply 1452. Also, the RF power supply 1452 generates an RF signal 1406 upon receiving the current signal from the driver system DRVRC during the occurrence of the state S0 of the digital pulse signal 1402. The RF signal 1406 has the parameter level PR1C and the continuous frequency level during the occurrence of the state S0 of the digital pulse signal 1402.
Similarly, during the occurrence of the state S1 of the digital pulse signal 1402, the driver system DRVRC generates the current signal based on the parameter level PR2C or PR21C or PR211C and the continuous frequency level and provides the current signal to the RF power supply 1452. Also, the RF power supply 1452 generates the RF signal 1406 upon receiving the current signal from the driver system DRVRC during the occurrence of the state S1 of the digital pulse signal 1402. The RF signal 1406 has the parameter level PR2C and the continuous frequency level during the occurrence of the state S1 of the digital pulse signal 1402.
In several embodiments, a combination of the digital signal processor DSPC, the parameter controllers PRCS0 through PRCS1, and the frequency controller FC are sometimes referred to herein as a controller. For example, each of the digital signal processor DSPC, the parameter controller PRCS0, the parameter controller PRCS1, and the frequency controller FC is a portion, such as a hardware circuit or a software module, of the controller.
In various embodiments, any parameter levels, described herein, of the RF signal 1406 are provided from the processor 108 via the connection medium 1404 or another connection medium to the digital signal processor DSPC. In some embodiments, any frequency levels, described herein, of the RF signal 1406 are provided from the processor 108 via the connection medium 1404 or another connection medium to the digital signal processor DSPC. The parameter levels and the frequency levels, described herein, of the RF signal 1406 are stored in the memory device 110.
The digital pulse signal 1508 transitions periodically between occurrences of the states S0 and S1. For example, during the time period between the times zero and t12, the digital pulse signal 1508 has the logic level of zero, which is an occurrence of the state S0. Moreover, during the time period between the times t12 and t32, the digital pulse signal 1508 has the logic level of one, which is an occurrence of the state S1. In addition, during the time period between the times t32 and t42, the digital pulse signal 1508 has the logic level of zero, which is another occurrence of the state S0. Also, during the time period between the times t42 and t62, the digital pulse signal 1508 has the logic level of one, which is another occurrence of the state S1. During the time period between the times t62 and t72, the digital pulse signal 1508 has the logic level of zero and during the time period between the times t72 and t92, the digital pulse signal 1508 has the logic level of one.
As another example, at the time t12, the digital pulse signal 1508 transitions from the logic level 0 to the logic level 1 and at the time t32, the digital pulse signal 1508 transitions from the logic level 1 to the logic level 0. Similarly, at the time t42, the digital pulse signal 1508 transitions from the logic level 0 to the logic level 1 and at the time t62, the digital pulse signal 1508 transitions from the logic level 1 to the logic level 0. Also, at the time t72, the digital pulse signal 1508 transitions from the logic level 0 to the logic level 1 and at the time t92, the digital pulse signal 1508 transitions from the logic level 1 to the logic level 0.
The parameter 1504 is substantially synchronized with the digital pulse signal 1508. For example, during the state S0 of the digital pulse signal 1508, the parameter 1504 has the parameter level PR1C and during the state S1 of the digital pulse signal 1508, the parameter 1504 has the parameter level PR2C. As another example, the parameter 1504 transitions from the parameter level PR1C to the parameter level PR2C at approximately the same time, such as at the time t12 or within the pre-defined time period from the time t12, at which the digital pulse signal 1508 transitions from the S0 to the state S1. The parameter 1504 transitions from the parameter level PR2C to the parameter level PR1C at approximately the same time, such as at the time t32 or within the pre-defined time period from the time t32, at which the digital pulse signal 1508 transitions from the S1 to the state S0. Moreover, the parameter 1504 transitions from the parameter level PR1C to the parameter level PR2C at approximately the same time, such as at the time t42 or within the pre-defined time period from the time t42, at which the digital pulse signal 1508 transitions from the S0 to the state S1. The parameter 1504 transitions from the parameter level PR2C to the parameter level PR1C at approximately the same time, such as at the time t62 or within the pre-defined time period from the time t62, at which the digital pulse signal 1508 transitions from the S1 to the state S0. Also, the parameter 1504 transitions from the parameter level PR1C to the parameter level PR2C at t approximately the same time, such as at the time t72 or within the pre-defined time period from the time t72, at which the digital pulse signal 1508 transitions from the S0 to the state S1. The parameter 1504 transitions from the parameter level PR2C to the parameter level PR1C at approximately the same time, such as at the time t92 or within the pre-defined time period from the time t92, at which the digital pulse signal 1508 transitions from the S1 to the state S0.
It should be noted that the parameter 1504 is substantially synchronized substantially with the parameter 212 of the RF signal 122 of
As another example, the parameter 1504 has the parameter level of PR2C and the parameter 212 of the RF signal 122 has the parameter level of PR2 during the time period between the times t22 and t12, during the time period between the times t52 and t42, and during the time period between the times t82 and t72. As another example, the parameter 1504 has the parameter level of PR2C and the parameter 212 of the RF signal 122 has the parameter level of PR3 during the time period between the times t32 and t22, during the time period between the times t62 and t52, and during the time period between the times t92 and t82. As yet another example, the parameter 1504 transitions from the parameter level PR2C to the parameter level PR1C at approximately the same time, such as at the time t32 or within the pre-defined time period from the time t32 and at the time t62 or within the pre-defined time period from the time t62 or at the time t92 or within the pre-defined time period from the time t92, at which the parameter 212 of the RF signal 122 transitions from the parameter level PR3 to the parameter level PRE
An example of the parameter level PR1C is x1% of a maximum amount of power that is supplied to the TCP coil 116 of
It should be noted that the parameter level PR2C is greater than the parameter level PR1C. For example, the parameter level PR2C is greater by at least 20% compared to the parameter level PR1C. As another example, all magnitudes of the parameter at the parameter level PR2C are greater by at least 20% compared to all magnitudes of the parameter at the parameter level PR1C.
It should further be noted that by pulsing the parameter 1504 at a low level during a time period in which the parameter of the RF signal 122 of
The low energy ions having the low angular spread provide a faster etch rate and reduce the critical dimension of the substrate layer of the substrate 118. Moreover, the low energy ions having the low energy spread increase mask selectivity of the mask layer of the substrate 118.
The digital pulse signal 1516 transitions periodically between occurrences of the states S0 and S1. For example, during the time period between the times zero and t13, the digital pulse signal 1516 has the logic level of zero, which is an occurrence of the state S0. Moreover, during the time period between the times t13 and t43, the digital pulse signal 1516 has the logic level of one, which is an occurrence of the state S1. In addition, during the time period between the times t43 and t53, the digital pulse signal 1516 has the logic level of zero, which is another occurrence of the state S0. Also, during the time period between the times t53 and t83, the digital pulse signal 1516 has the logic level of one, which is another occurrence of the state S1. During the time period between the times t83 and t93, the digital pulse signal 1516 has the logic level of zero and during the time period between the times t93 and t123, the digital pulse signal 1516 has the logic level of one.
As another example, at the time t13, the digital pulse signal 1516 transitions from the logic level 0 to the logic level 1 and at the time t43, the digital pulse signal 1516 transitions from the logic level 1 to the logic level 0. Similarly, at the time t53, the digital pulse signal 1516 transitions from the logic level 0 to the logic level 1 and at the time t83, the digital pulse signal 1516 transitions from the logic level 1 to the logic level 0. Also, at the time t93, the digital pulse signal 1516 transitions from the logic level 0 to the logic level 1 and at the time t123, the digital pulse signal 1516 transitions from the logic level 1 to the logic level 0.
The parameter 1512 is substantially synchronized with the digital pulse signal 1516. For example, during the state S0 of the digital pulse signal 1516, the parameter 1512 has the parameter level PR11C and during the state S1 of the digital pulse signal 1516, the parameter 1512 has the parameter level PR21C. As another example, the parameter 1512 transitions from the parameter level PR11C to the parameter level PR21C at approximately the same time, such as at the time t13 or within the pre-defined time period from the time t13, at which the digital pulse signal 1516 transitions from the S0 to the state S1. The parameter 1512 transitions from the parameter level PR21C to the parameter level PR11C at approximately the same time, such as at the time t43 or within the pre-defined time period from the time t43, at which the digital pulse signal 1516 transitions from the S1 to the state S0. Moreover, the parameter 1512 transitions from the parameter level PR11C to the parameter level PR21C at approximately the same time, such as at the time t53 or within the pre-defined time period from the time t53, at which the digital pulse signal 1516 transitions from the S0 to the state S1. The parameter 1512 transitions from the parameter level PR21C to the parameter level PR11C at approximately the same time, such as at the time t83 or within the pre-defined time period from the time t83, at which the digital pulse signal 1516 transitions from the S1 to the state S0. Also, the parameter 1512 transitions from the parameter level PR11C to the parameter level PR21C at approximately the same time, such as at the time t93 or within the pre-defined time period from the time t93, at which the digital pulse signal 1516 transitions from the S0 to the state S1. The parameter 1512 transitions from the parameter level PR21C to the parameter level PR11C at approximately the same time, such as at the time t123 or within the pre-defined time period from the time t123, at which the digital pulse signal 1516 transitions from the S1 to the state S0.
It should be noted that the parameter 1512 is synchronized substantially with the parameter 312 of
As another example, the parameter 1512 has the parameter level of PR21C and the parameter 312 has the parameter level of PR21 during the time period between the times t23 and t13, during the time period between the times t63 and t53, and during the time period between the times t103 and t93. As another example, the parameter 1512 has the parameter level of PR21C and the parameter 312 has the parameter level of PR31 during the time period between the times t33 and t23, during the time period between the times t73 and t63, and during the time period between the times t113 and t103. As yet another example, the parameter 1512 has the parameter level of PR21C and the parameter 312 has the parameter level of PR41 during the time period between the times t43 and t33, during the time period between the times t83 and t73, and during the time period between the times t123 and t113. As yet another example, the parameter 1512 transitions from the parameter level PR21C to the parameter level PR11C at approximately the same time, such as at the time t43 or within the pre-defined time period from the time t43 and at the time t83 or within the pre-defined time period from the time t83 or at the time t123 or within the pre-defined time period from the time t123, at which the parameter 312 transitions from the parameter level PR41 to the parameter level PR11.
An example of the parameter level PR1C is x11% of the maximum amount of power that is supplied to the TCP coil 116 of
It should be noted that by pulsing the parameter 1512 at a low level during a time period in which the parameter of the RF signal 122 of
The digital pulse signal 1524 transitions periodically between occurrences of the states S0 and S1. For example, during the time period between the times zero and t14, the digital pulse signal 1524 has the logic level of zero, which is an occurrence of the state S0. Moreover, during the time period between the times t14 and t54, the digital pulse signal 1524 has the logic level of one, which is an occurrence of the state S1. In addition, during the time period between the times t54 and t64, the digital pulse signal 1524 has the logic level of zero, which is another occurrence of the state S0. Also, during the time period between the times t64 and t104, the digital pulse signal 1516 has the logic level of one, which is another occurrence of the state S1.
As another example, at the time t14, the digital pulse signal 1520 transitions from the logic level 0 to the logic level 1 and at the time t54, the digital pulse signal 1520 transitions from the logic level 1 to the logic level 0. Similarly, at the time t64, the digital pulse signal 1520 transitions from the logic level 0 to the logic level 1 and at the time t104, the digital pulse signal 1520 transitions from the logic level 1 to the logic level 0.
The parameter 1520 is synchronized substantially with the digital pulse signal 1524. For example, during the state S0 of the digital pulse signal 1524, the parameter 1520 has the parameter level PR111C and during the state S1 of the digital pulse signal 1524, the parameter 1520 has the parameter level PR211C. As another example, the parameter 1520 transitions from the parameter level PR111C to the parameter level PR211C at approximately the same time, such as at the time t14 or within the pre-defined time period from the time t14, at which the digital pulse signal 1524 transitions from the S0 to the state S1. The parameter 1520 transitions from the parameter level PR211C to the parameter level PR111C at approximately the same time, such as at the time t54 or within the pre-defined time period from the time t54, at which the digital pulse signal 1524 transitions from the S1 to the state S0. Moreover, the parameter 1520 transitions from the parameter level PR111C to the parameter level PR211C at approximately the same time, such as at the time t64 or within the pre-defined time period from the time t64, at which the digital pulse signal 1524 transitions from the S0 to the state S1. The parameter 1524 transitions from the parameter level PR211C to the parameter level PR111C at approximately the same time, such as at the time t104 or within the pre-defined time period from the time t104, at which the digital pulse signal 1524 transitions from the S1 to the state S0.
It should be noted that the parameter 1520 is synchronized substantially with the parameter 412 of
As another example, the parameter 1520 has the parameter level of PR211C and the parameter 412 has the parameter level of PR211 during the time period between the times t24 and t14 and during the time period between the times t74 and t64. As another example, the parameter 1520 has the parameter level of PR211C and the parameter 412 has the parameter level of PR311 during the time period between the times t34 and t24 and during the time period between the times t84 and t74. As yet another example, the parameter 1520 has the parameter level of PR211C and the parameter 412 has the parameter level of PR411 during the time period between the times t44 and t34 and during the time period between the times t94 and t84. As another example, the parameter 1520 has the parameter level of PR211C and the parameter 412 has the parameter level of PR511 during the time period between the times t54 and t44 and during the time period between the times t104 and t94. As yet another example, the DC parameter 1520 transitions from the parameter level PR211C to the parameter level PR111C at approximately the same time, such as at the time t54 or within the pre-defined time period from the time t54 and at the time t104 or within the pre-defined time period from the time t104, at which the parameter 412 transitions from the parameter level PR511 to the parameter level PR111.
An example of the parameter level PR111C is x111% of the maximum amount of power that is supplied to the TCP coil 116 of
It should be noted that by pulsing the parameter 1520 at a low level during a time period in which the parameter of the RF signal 122 of
The graph 1606 includes a plot of energy of ions of plasma within the plasma chamber 112 of
It should be noted that when the DC signal 1214 is applied in addition to application of the multi-level frequency pulsing and the multi-level parameter pulsing of the RF signal 122, a DC positive voltage is applied during a time period in which a lowest parameter level, such as the parameter level PR1 (
During a transition from a low parameter level to a high parameter level in application of the multi-level frequency pulsing and the multi-level parameter pulsing, a high amount of electric field is created in plasma within the plasma chamber 112. As a result of the high amount of electric field, there is an increase in energy ions of plasma within the plasma chamber 112 and there is a decrease in an angular spread of the ions as illustrated in
Moreover, when the multi-level frequency pulsing and the multi-level parameter pulsing are applied in conjunction with pulsing of the TCP power, temperature of ions within the plasma chamber 112 reduces to preserve directionality of the ions as illustrated in
It should be noted that with an increase in a number of levels of pulsing of the parameter and the frequency of the RF signal 122, there is a decrease in the angular spread of ions within the plasma chamber 112. The decrease in the angular spread increases an etch rate of etching the substrate 118 to further decrease the critical dimension of the substrate 118 and to increase mask selectivity of the substrate 112. Moreover, it should further be noted that by pulsing the DC power supply 1204 of
It should also be noted that by pulsing the RF generator RFGC of
In some embodiments, when the constant frequency level of the RF signal 146 of
It should be noted that for any of the graphs 1706-1710, there is less erosion of a mask layer of the substrate 118 compared to an amount of erosion of the mask layer 1102A. If the DC signal 1214 of
In some embodiments, each parameter level, described herein, of an RF signal, is an envelope of the RF signal. For example, a parameter level, described herein, of an RF signal is a zero-to-peak magnitude of the RF signal or a peak-to-peak magnitude of the RF signal.
Embodiments described herein may be practiced with various computer system configurations including hand-held hardware units, microprocessor systems, microprocessor-based or programmable consumer electronics, minicomputers, mainframe computers and the like. The embodiments can also be practiced in distributed computing environments where tasks are performed by remote processing hardware units that are linked through a network.
In some embodiments, a controller is part of a system, which may be part of the above-described examples. Such systems include semiconductor processing equipment, including a processing tool or tools, chamber or chambers, a platform or platforms for processing, and/or specific processing components (a wafer pedestal, a gas flow system, etc.). These systems are integrated with electronics for controlling their operation before, during, and after processing of a semiconductor wafer or substrate. The electronics is referred to as the “controller,” which may control various components or subparts of the system or systems. The controller, depending on the processing requirements and/or the type of system, is programmed to control any of the processes disclosed herein, including the delivery of process gases, temperature settings (e.g., heating and/or cooling), pressure settings, vacuum settings, power settings, RF generator settings, RF matching circuit settings, frequency settings, flow rate settings, fluid delivery settings, positional and operation settings, wafer transfers into and out of a tool and other transfer tools and/or load locks coupled to or interfaced with a system.
Broadly speaking, in a variety of embodiments, the controller is defined as electronics having various integrated circuits, logic, memory, and/or software that receive instructions, issue instructions, control operation, enable cleaning operations, enable endpoint measurements, and the like. The integrated circuits include chips in the form of firmware that store program instructions, digital signal processors (DSPs), chips defined as ASICs, PLDs, and/or one or more microprocessors, or microcontrollers that execute program instructions (e.g., software). The program instructions are instructions communicated to the controller in the form of various individual settings (or program files), defining the parameters, the factors, the variables, etc., for carrying out a particular process on or for a semiconductor wafer or to a system. The program instructions are, in some embodiments, a part of a recipe defined by process engineers to accomplish one or more processing steps during the fabrication of one or more layers, materials, metals, oxides, silicon, silicon dioxide, surfaces, circuits, and/or dies of a wafer.
The controller, in some embodiments, is a part of or coupled to a computer that is integrated with, coupled to the system, otherwise networked to the system, or a combination thereof. For example, the controller is in a “cloud” or all or a part of a fab host computer system, which allows for remote access of the wafer processing. The computer enables remote access to the system to monitor current progress of fabrication operations, examines a history of past fabrication operations, examines trends or performance metrics from a plurality of fabrication operations, to change parameters of current processing, to set processing steps to follow a current processing, or to start a new process.
In some embodiments, a remote computer (e.g. a server) provides process recipes to a system over a network, which includes a local network or the Internet. The remote computer includes a user interface that enables entry or programming of parameters and/or settings, which are then communicated to the system from the remote computer. In some examples, the controller receives instructions in the form of data, which specify the parameters, factors, and/or variables for each of the processing steps to be performed during one or more operations. It should be understood that the parameters, factors, and/or variables are specific to the type of process to be performed and the type of tool that the controller is configured to interface with or control. Thus as described above, the controller is distributed, such as by including one or more discrete controllers that are networked together and working towards a common purpose, such as the processes and controls described herein. An example of a distributed controller for such purposes includes one or more integrated circuits on a chamber in communication with one or more integrated circuits located remotely (such as at the platform level or as part of a remote computer) that combine to control a process on the chamber.
Without limitation, in various embodiments, example systems to which the methods are applied include a plasma etch chamber or module, a deposition chamber or module, a spin-rinse chamber or module, a metal plating chamber or module, a clean chamber or module, a bevel edge etch chamber or module, a physical vapor deposition (PVD) chamber or module, a chemical vapor deposition (CVD) chamber or module, an atomic layer deposition (ALD) chamber or module, an atomic layer etch (ALE) chamber or module, an ion implantation chamber or module, a track chamber or module, and any other semiconductor processing systems that is associated or used in the fabrication and/or manufacturing of semiconductor wafers.
It is further noted that in some embodiments, the above-described operations apply to several types of plasma chambers, e.g., a plasma chamber including an inductively coupled plasma (ICP) reactor, a transformer coupled plasma chamber, conductor tools, dielectric tools, a plasma chamber including an electron cyclotron resonance (ECR) reactor, etc. For example, one or more RF generators are coupled to an inductor within the ICP reactor. Examples of a shape of the inductor include a solenoid, a dome-shaped coil, a flat-shaped coil, etc.
As noted above, depending on the process step or steps to be performed by the tool, the host computer communicates with one or more of other tool circuits or modules, other tool components, cluster tools, other tool interfaces, adjacent tools, neighboring tools, tools located throughout a factory, a main computer, another controller, or tools used in material transport that bring containers of wafers to and from tool locations and/or load ports in a semiconductor manufacturing factory.
With the above embodiments in mind, it should be understood that some of the embodiments employ various computer-implemented operations involving data stored in computer systems. These operations are those physically manipulating physical quantities. Any of the operations described herein that form part of the embodiments are useful machine operations.
Some of the embodiments also relate to a hardware unit or an apparatus for performing these operations. The apparatus is specially constructed for a special purpose computer. When defined as a special purpose computer, the computer performs other processing, program execution or routines that are not part of the special purpose, while still being capable of operating for the special purpose.
In some embodiments, the operations may be processed by a computer selectively activated or configured by one or more computer programs stored in a computer memory, cache, or obtained over the computer network. When data is obtained over the computer network, the data may be processed by other computers on the computer network, e.g., a cloud of computing resources.
One or more embodiments can also be fabricated as computer-readable code on a non-transitory computer-readable medium. The non-transitory computer-readable medium is any data storage hardware unit, e.g., a memory device, etc., that stores data, which is thereafter be read by a computer system. Examples of the non-transitory computer-readable medium include hard drives, network attached storage (NAS), ROM, RAM, compact disc-ROMs (CD-ROMs), CD-recordables (CD-Rs), CD-rewritables (CD-RWs), magnetic tapes and other optical and non-optical data storage hardware units. In some embodiments, the non-transitory computer-readable medium includes a computer-readable tangible medium distributed over a network-coupled computer system so that the computer-readable code is stored and executed in a distributed fashion.
Although the method operations above were described in a specific order, it should be understood that in various embodiments, other housekeeping operations are performed in between operations, or the method operations are adjusted so that they occur at slightly different times, or are distributed in a system which allows the occurrence of the method operations at various intervals, or are performed in a different order than that described above.
It should further be noted that in an embodiment, one or more features from any embodiment described above are combined with one or more features of any other embodiment without departing from a scope described in various embodiments described in the present disclosure.
Although the foregoing embodiments have been described in some detail for purposes of clarity of understanding, it will be apparent that certain changes and modifications can be practiced within the scope of appended claims. Accordingly, the present embodiments are to be considered as illustrative and not restrictive, and the embodiments are not to be limited to the details given herein.
The present patent application is a continuation of and claims the benefit of and priority, under 35 U.S.C. § 120, to U.S. patent application having application Ser. No. 15/928,029, filed on Mar. 21, 2018, and titled “Multi-level Pulsing of DC and RF Signals”, which is incorporated by reference herein in its entirety.
| Number | Date | Country | |
|---|---|---|---|
| Parent | 15928029 | Mar 2018 | US |
| Child | 16400733 | US |
