This application is based on and claims priority from Japanese Patent Application No. 2014-254376, filed on Dec. 16, 2014, with the Japan Patent Office, the disclosure of which are incorporated herein in its entirety by reference.
Various aspects and exemplary embodiments disclosed herein relate to a plasma processing apparatus.
In a semiconductor manufacturing process, a plasma processing apparatus that executes a plasma processing for the purpose of, for example, deposition of a thin film or etching has been widely used. As the plasma processing apparatus, a plasma chemical vapor deposition (CVD) apparatus that performs a deposition processing of a thin film or a plasma etching apparatus that performs an etching processing may be exemplified.
The plasma processing apparatus includes a processing container configured to define a plasma processing space, a mounting table configured to mount a to-be-processed substrate thereon within the processing container, an upper electrode provided above the mounting table, and a gas supply system configured to introduce a processing gas required for a plasma reaction into the processing container. In addition, in order to turn the processing gas within the processing chamber into plasma, the plasma processing apparatus includes, for example, a plasma generation mechanism configured to supply electronic energy such as for example, microwaves or RF waves. In addition, in the plasma processing apparatus, an exhaust flow path for exhausting the processing gas to the outside of the processing container is formed by the side wall of the processing container and the side surface of the mounting table. In the exhaust flow path, a baffle plate is provided to adjust the flow of the processing gas. The baffle plate functions to rectify the gas within the processing container so as to cause the gas to be uniformly exhausted. In addition, the baffle plate usually has conductivity.
However, in the plasma processing apparatus, it has been known that electrons in the generated plasma are drawn to the conductive baffle plate and produce a reaction product on the surface of the baffle plate. Thus, a conductor is provided in the exhaust flow path in order to block the electrons. For example, there is a prior art in which a ground electrode made of a conductor is arranged in the exhaust flow path at a position that is higher than the baffle plate and lower than a to-be-processed substrate mounted on the mounting table so as to cause the electrons in the plasma to escape to the ground electrode. See, for example, Japanese Patent Laid-Open No. 2007-258471.
A plasma processing apparatus according to the present disclosure includes: a processing container; a gas supply unit configured to supply a processing gas into the processing container; a mounting table provided within the processing container, and configured to mount a to-be-processed substrate thereon; an upper electrode provided at an upper side of the mounting table; a plasma generation unit configured to supply a high frequency power to at least one of the upper electrode and the mounting table to generate plasma of the processing gas within the processing container; an exhaust flow path formed by a side wall of the processing container and a side surface of the mounting table; a conductive rectification plate provided in the exhaust flow path, and configured to adjust a flow of the processing gas that is discharged to outside of the processing container by the exhaust flow path; a conductor arranged in the exhaust flow path at a position higher than the rectification plate and lower than the to-be-processed substrate mounted on the mounting table to face at least a part of the upper electrode. A distance of the conductor in a height direction in relation to a to-be-processed surface of the to-be-processed substrate is set to be within a predetermined range.
The foregoing summary is illustrative only and is not intended to be in any way limiting. In addition to the illustrative aspects, embodiments, and features described above, further aspects, embodiments, and features will become apparent by reference to the drawings and the following detailed description.
In the following detailed description, reference is made to the accompanying drawings, which form a part hereof. The illustrative embodiments described in the detailed description, drawing, and claims are not meant to be limiting. Other embodiments may be utilized, and other changes may be made without departing from the spirit or scope of the subject matter presented here.
In the prior art described above, an electrode facing the upper electrode does not exist in the exhaust flow path. Therefore, the generated plasma is concentrated to the central portion of the to-be-processed substrate mounted on the mounting table so that the etching rate in the central portion of the substrate is high and the etching rate in the peripheral portion is lowered. As a result, there is a problem in that the uniformity of the etching rate of the to-be-processed substrate is deteriorated.
In one exemplary embodiment, a plasma processing apparatus disclosed herein includes: a processing container; a gas supply unit configured to supply a processing gas into the processing container; a mounting table provided within the processing container, and configured to mount a to-be-processed substrate thereon; an upper electrode provided at an upper side of the mounting table; a plasma generation unit configured to supply a high frequency power to at least one of the upper electrode and the mounting table to generate plasma of the processing gas within the processing container; an exhaust flow path formed by a side wall of the processing container and a side surface of the mounting table; a conductive rectification plate provided in the exhaust flow path, and configured to adjust a flow of the processing gas that is discharged to outside of the processing container by the exhaust flow path; a conductor arranged in the exhaust flow path at a position higher than the rectification plate and lower than the to-be-processed substrate mounted on the mounting table to face at least a part of the upper electrode. A distance of the conductor in a height direction in relation to a to-be-processed surface of the to-be-processed substrate is set to be within a predetermined range.
In addition, in one exemplary embodiment of the plasma processing apparatus disclosed herein, the conductor is provided in the exhaust flow path on at least one of the side wall side of the processing container and the side surface side of the mounting table.
According to various aspects and exemplary embodiments of the present disclosure, a plasma processing apparatus is realized which is capable of improving in-plane uniformity of etching of a to-be-processed substrate.
Hereinafter, various exemplary embodiments will be described in detail with reference to the accompanying drawings. The same or corresponding parts in each of the drawings will be denoted by the same reference numerals.
[Overall Configuration of Plasma Processing Apparatus]
First, an overall configuration of a plasma processing apparatus 1 according to an exemplary embodiment will be described with reference to
As illustrated in
The processing container 10 is electrically grounded, and includes a mounting table 20 therein so as to mount a wafer W thereon. The wafer W is an example of the to-be-processed substrate, and is applicable to, for example, a flat panel substrate. The mounting table 20 functions as a lower electrode. In the ceiling portion, an upper electrode 25 is provided to face the mounting table 20.
On the top surface of the mounting table 20, an electrostatic chuck 106 is provided to electrostatically attract the wafer W. The electrostatic chuck 106 is formed in a structure in which a chuck electrode 106a is sandwiched between insulation members 106b. A direct current (DC) voltage source 112 is connected to the chuck electrode 106a, and when a DC voltage is applied to the chuck electrode 106a from the DC voltage source 112, the wafer W is attracted to the electrostatic chuck 106 by a Coulomb force. On the peripheral edge of the electrostatic chuck 106, a focus ring 101 formed of, for example, silicon, is disposed in order to enhance the in-plane uniformity of etching.
The mounting table 20 is supported by an electrode (lower electrode) 104 of a conductor such as, for example, aluminum. Within the lower electrode 104, a coolant flow path 104a is formed. In the coolant flow path 104a, for example, cooling water is circulated as a proper coolant so as to cool the wafer W.
A heat transfer gas supply source 85 causes a heat transfer gas such as, for example, helium gas (He) or argon gas (Ar), to pass through a gas supply line 130 so as to supply the heat transfer gas to the space between the electrostatic chuck 106 and the wafer W. With this configuration, the electrostatic chuck 106 is subjected to a temperature control by the cooling water circulated in the coolant flow path 104a, and the heat transfer gas supplied to the rear surface of the wafer W.
The mounting table 20 is supported on the support member 105 via a holding member 103. The support member 105 is formed of an insulating material, and places the lower electrode 104 in a floating state by insulating it from the processing container 10.
A first high frequency power supply 32 is electrically connected to the upper electrode 25 via a first matcher 33. A second high frequency power supply 35 is electrically connected to the lower electrode 104 via a second matcher 34. The first high frequency power supply 32 supplies a first high frequency power of for example, 60 MHz to the upper electrode 25. The second high frequency power supply 35 supplies a second high frequency power of, for example, 13.56 MHz to the lower electrode 104. The high frequency power connection type may a lower two-frequency type or any other type, besides the upper and lower two-frequency type.
The first and second matchers 33, 34 are intended to match a load impedance to internal (or output) impedances of the first and second high frequency power supplies 32, 35, respectively, and function to make the internal impedances of the first and second high frequency power supplies 32, 35 apparently coincide with the load impedance when plasma is generated within the processing container 10.
The first and second high frequency power supplies 32, 35 are examples of the power supplies that apply the energy of electromagnetic waves to the processing container 10. As another example of the power supply that applies the energy of electromagnetic waves to the processing container 10, microwave plasma and inductively coupled plasma (ICP) may be exemplified.
The upper electrode 25 is attached to the ceiling portion of the processing container 10 via a shield ring 40 that covers the periphery of the upper electrode 25. The upper electrode 25 is electrically grounded. A portion of the upper electrode 25 that faces the plasma processing space A is covered with a volatile material 100 such as, for example, silicon or quartz.
The upper electrode 25 includes a gas inlet 45 formed therein so as to introduce the gas from the gas supply source 15. In addition, the upper electrode 25 is provided with a center side diffusion chamber 50a and an edge side diffusion chamber 50b therein. The center side diffusion chamber 50a and the edge side diffusion chamber 50b are branched from the gas inlet 45 and diffuse the gas.
A plurality of gas supply holes 55 are formed in the upper electrode 25 to supply the gas from the diffusion chambers 50a, 50b to the inside of the processing container 10. Each gas supply hole 55 is arranged to supply the gas to the space between the wafer W mounted on the lower electrode and the upper electrode 25.
The gas from the gas supply source 15 is supplied to the diffusion chambers 50a, 50b through the gas inlet 45, diffused in the diffusion chambers 50a, 50b to be distributed to respective gas supply holes 55, and then introduced into the processing container 10 toward the lower electrode from the gas supply holes 55. With this configuration, the upper electrode 25 also functions as a gas shower head that supplies a gas.
An annular exhaust flow path 62 is formed between the side wall 102 of the processing container 10 and the side surface of the mounting table 20. The inner peripheral surface of the exhaust flow path 62 is covered with a sprayed coating 107 that contains yttrium oxide. The exhaust flow path 62 is provided with a rectification plate (baffle plate) 108. The rectification plate (baffle plate) 108 adjusts the flow of the processing gas discharged to the outside of the processing container 10 by the exhaust flow path 62. The rectification plate (baffle plate) 108 is formed of a conductive material such as, for example, a metal. An exhaust pipe 60 that forms an exhaust port 61 is provided in the bottom portion of the exhaust flow path 62. An exhaust apparatus 65 is connected to the exhaust pipe 60. The exhaust apparatus 65 decompresses the processing space within the processing container 10 to a predetermined vacuum degree with a vacuum pump (not illustrated).
In the exhaust flow path 62, a conductor 201 and a conductor 202 are provided on the side wall 102 of the processing container 10 and the side surface of the mounting table 20, respectively. The conductor 201 and the conductor 202 are arranged annularly to be orthogonal to the exhaust flow path 62. The conductor 201 and the conductor 202 are formed of a conductor such as, for example, silicon. In addition, the conductors 201 and 202 may be formed of, for example, polysilicon, SiC, or glassy carbon. The installation aspect of the conductor 201 and the conductor 202 will be described below.
On the side wall of the processing container 10, a gate valve G is provided. The gate valve G opens/closes a carry-in/out port when a wafer W is carried into or carried out from the processing container 10.
A plasma processing is performed on a wafer W by the plasma processing apparatus 1 configured as described above. For example, in the case where an etching processing is performed, the opening/closing of the gate valve G is controlled first, and the wafer W is carried into the processing container 10 and mounted on the mounting table 20 by electrostatic attraction. Subsequently, an etching gas is introduced, and the first high frequency power and the second high frequency power are supplied to the upper electrode 25 and the lower electrode 104, respectively, so that plasma is generated. A desired processing such as, for example, the plasma etching, is performed on the wafer W by the generated plasma. After the processing, the opening/closing of the gate valve G is controlled, and the wafer W is carried out from the processing container 10.
Next, descriptions will be made on the installation aspect of the conductor 201 and the conductor 202 illustrated in
In addition, the conductor 201 and the conductor 202 may be arranged to partially overlap with each other when viewed in the height direction in relation to the to-be-processed surface of the wafer W. By this, it is possible to avoid the infiltration of the particles existing in the exhaust flow path 62 into the plasma processing space A of the processing container 10. In the case where the conductor 201 and the conductor 202 are arranged to partially overlap with each other, the ratio of the width L4 of the overlapping portion between the conductor 201 and the conductor 202 in relation to the conductor 201 or the conductor 202 may be set to 1.5% to 22.5%, preferably 1.5% to 15%. When the conductor 201 and the conductor 202 are arranged in the exhaust flow path 62 within the above-mentioned ranges, respectively, the exhaust within the processing container 10 can be uniformly and efficiently performed. In addition, because the plasma region generated within the processing container 10 is uniformly widened while increasing an anode/cathode (A/C) ratio, the processing on the wafer W can be uniformly performed.
In addition, while the foregoing description has illustrated an example in which the conductor 201 and the conductor 202 are arranged to partially overlap with each other when viewed in the height direction in relation to the to-be-processed surface of the wafer W, the conductor 201 and the conductor 202 may be arranged not to partially overlap with each other.
Here, the function of the conductor 201 and the conductor 202 as a ground electrode will be described.
First, as a comparative example, descriptions will be made on a plasma processing apparatus that does not include a conductor in the exhaust flow path 62.
The plasma processing apparatus of the comparative example does not include a conductor in the exhaust flow path 62. In other words, in the exhaust flow path 62, the upper electrode 25 and a counter electrode are positioned far away from each other (while the baffle plate is apparently illustrated as a counter electrode, a function as the counter electrode is not acting). For this reason, as illustrated in
With respect to this, descriptions will be made on the plasma processing apparatus 1 of the present exemplary embodiment.
As illustrated in
In addition, while
In addition, in terms of increasing an anode/cathode (A/C) ratio, the conductors may be provided on both the side wall 102 of the processing container 10 and the side surface of the mounting table 20 in the exhaust flow path 62, respectively. The A/C ratio increases as the area of the anode side increases in relation to the area of the cathode side. When the conductors are provided on both the side wall 102 of the processing container 10 and the side surface of the mounting table 20, respectively, in the exhaust flow path 62, the apparent area of the anode side increases so that the A/C ratio increases. On the contrary, a sputtering force to the side wall 102 of the processing container 10—the anode—decreases, and as a result, the consumption of a member is suppressed.
Next, descriptions will be made on an effect (etching rate) obtained by the plasma processing apparatus of the present exemplary embodiment.
In
W was etched by a predetermined processing gas.
In addition, in
As represented by Graph 252 in
Whereas, as represented by Graph 254 in
In addition, in
As represented by Graph 262 of
On the contrary, as represented by Graph 264 in
As described above, in the plasma processing apparatus 1 of the present exemplary embodiment, the conductor 201 and the conductor 202 were arranged in the exhaust flow path 62 to face at least a part of the upper electrode 25, and the distance of the conductors in the height direction in relation to the to-be-processed surface of the wafer W was set to be within a predetermined range. By this, when plasma P′ is generated within the processing container 10, the generated plasma P′ is spread to the upper side of the central portion of the wafer W and to the upper side of the conductor 201 and the conductor 202 without warping around in the direction of the conductive baffle plate 108 provided in the exhaust flow path 62. As a result, a difference between the etching rate that corresponds to the central portion of the wafer W and the etching rate that corresponds to the peripheral edge of the wafer W is suppressed such that the uniformity of the etching rate of the wafer W can be improved.
From the foregoing, it will be appreciated that various exemplary embodiments of the present disclosure have been described herein for purposes of illustration, and that various modifications may be made without departing from the scope and spirit of the present disclosure. Accordingly, the various exemplary embodiments disclosed herein are not intended to be limiting, with the true scope and spirit being indicated by the following claims.
Number | Date | Country | Kind |
---|---|---|---|
2014-254376 | Dec 2014 | JP | national |
Number | Name | Date | Kind |
---|---|---|---|
5605637 | Shan | Feb 1997 | A |
5891350 | Shan | Apr 1999 | A |
5900103 | Tomoyasu | May 1999 | A |
5919332 | Koshiishi | Jul 1999 | A |
6261408 | Schneider | Jul 2001 | B1 |
6264788 | Tomoyasu | Jul 2001 | B1 |
6273022 | Pu | Aug 2001 | B1 |
6426477 | Koshimizu | Jul 2002 | B1 |
6531069 | Srivastava | Mar 2003 | B1 |
6568346 | Pu | May 2003 | B2 |
6733620 | Sugiyama | May 2004 | B1 |
6963043 | Fink | Nov 2005 | B2 |
7109660 | Ishihara | Sep 2006 | B2 |
7416677 | Takahashi | Aug 2008 | B2 |
7740737 | Koshiishi | Jun 2010 | B2 |
7951262 | Koshiishi | May 2011 | B2 |
7988816 | Koshiishi | Aug 2011 | B2 |
8075728 | Balakrishna | Dec 2011 | B2 |
8128831 | Sato | Mar 2012 | B2 |
8137471 | Koshiishi | Mar 2012 | B2 |
8152925 | Iizuka | Apr 2012 | B2 |
8597462 | Brown | Dec 2013 | B2 |
8603293 | Koshiishi | Dec 2013 | B2 |
8747610 | Chen | Jun 2014 | B2 |
8771417 | Yoon | Jul 2014 | B2 |
8790489 | Honda | Jul 2014 | B2 |
8858754 | Horiguchi | Oct 2014 | B2 |
9269564 | Han | Feb 2016 | B2 |
9490105 | Koshiishi | Nov 2016 | B2 |
9779918 | Lee | Oct 2017 | B2 |
20020038791 | Okumura | Apr 2002 | A1 |
20020108933 | Hoffman | Aug 2002 | A1 |
20030094135 | Komiya | May 2003 | A1 |
20030136766 | Hoffman | Jul 2003 | A1 |
20040040664 | Yang | Mar 2004 | A1 |
20040129218 | Takahashi | Jul 2004 | A1 |
20040149699 | Hofman | Aug 2004 | A1 |
20040261712 | Hayashi | Dec 2004 | A1 |
20050103275 | Sasaki | May 2005 | A1 |
20050103440 | Sato | May 2005 | A1 |
20050167052 | Ishihara | Aug 2005 | A1 |
20050178748 | Buchberger, Jr. | Aug 2005 | A1 |
20050224179 | Moon | Oct 2005 | A1 |
20060037701 | Koshiishi | Feb 2006 | A1 |
20060037702 | Hayashi | Feb 2006 | A1 |
20060066247 | Koshiishi | Mar 2006 | A1 |
20070266945 | Shuto | Nov 2007 | A1 |
20080035605 | Takahashi | Feb 2008 | A1 |
20080110860 | Miller | May 2008 | A1 |
20090028761 | Devine | Jan 2009 | A1 |
20090218043 | Balakrishna | Sep 2009 | A1 |
20100006543 | Sawada | Jan 2010 | A1 |
20100175622 | Yoon | Jul 2010 | A1 |
20100196625 | Yoon | Aug 2010 | A1 |
20100206231 | Yoon | Aug 2010 | A1 |
20110290419 | Horiguchi | Dec 2011 | A1 |
20120000886 | Honda | Jan 2012 | A1 |
20120037596 | Eto | Feb 2012 | A1 |
20120180883 | Odagiri | Jul 2012 | A1 |
20130081761 | Sawada | Apr 2013 | A1 |
20130284288 | Kim | Oct 2013 | A1 |
20150114930 | Nonaka | Apr 2015 | A1 |
20150129129 | Shimizu | May 2015 | A1 |
20150187545 | Lee | Jul 2015 | A1 |
20160172217 | Miyata | Jun 2016 | A1 |
20160260582 | Hosaka | Sep 2016 | A1 |
20160307741 | Aoki | Oct 2016 | A1 |
20170025256 | Sasaki | Jan 2017 | A1 |
20170092513 | Hosaka | Mar 2017 | A1 |
20170213707 | Matsuura | Jul 2017 | A1 |
Number | Date | Country |
---|---|---|
2006-270017 | Oct 2006 | JP |
2007-258471 | Oct 2007 | JP |
2008-135739 | Jun 2008 | JP |
Number | Date | Country | |
---|---|---|---|
20160172217 A1 | Jun 2016 | US |