S. K. Wiedmann "Advancements in Bipolar VLSI Circuits and Technologies in IEEE Journal of Solid-State Circuits vol. SC-19 No. 3 Jun. 1984 pp. 282-290. |
S. K. Wiedmann, F. Wernicke et al. "Injection-Coupled Logic Leads Bipolar RAMs to VLSI" in Electronics, Feb. 23, 1984, pp. 139-143. |
G. Boudon, "Storage Cell Disturb Test for Harper Cell Memory" in IBM Technical Disclosure Bulletin (TDB) Feb. 1979 vol. 21 No. 9 pp. 3659-3660. |
K. Heuber et al. "Storage Cell Disturb Test" in IBM Technical Disclosure Bulletin (TDB) Jan. 1978 vol. 20 No. 8 pp. 3175-3176. |
E. C. Jacobson "Word-Line Failure Detection Circuit" in IBM Technical Disclosure Bulletin (TDB) Apr. 1977 vol. 19 No. 11 pp. 4197-4198. |
S. K. Wiedman, K. H. Heuber "A 25ns 8K.times.8 Static MTL/I.sup.2 L RAM", in IEEE Journal of Solid State Circuits, vol. SC-18, No. 5, Oct. 1983, pp. 486-493. |