Hyden et al, "Silicon Circuit Boards: Off-the-Shelf Convenience," Elect. Pack. & Prod., Apr. 1988, pp. 70-74. |
Lee et al, "A New Global Router for Row-Based Layout," IEEE Int'l Conf., on CAD, Nov. 7-10, 1988, pp. 180-183. |
IBM Tech. Discl. Bul., "Logically Controlled Chip Interconnection Technique," Aug. 1989, vol. 4, No. 2, Apr. 1988, pp. 70-74. |
Tzeng et al, "Codar: A Congestion-Directed General Area Router," IEEE Int'l Conf., on CAD, Nov. 7-10, 1988, pp. 30-33. |
Donnell, "Crosspoint Switch: APLD Approach," Digital Design, Jul. 1986, p. 40-42, 44. |
Lin et al, "A Detailed Router Based on Simulated Evolution," IEEE Int'l Conf., on CAD, Nov. 7-10, 1988, pp. 180-183. |
Lauther, "A Min-Cut Placement Algorithm for General Cell Assemblies Based on a Graph Representation," 16th Design Automation Conf., Jun. 25-27, 1979, pp. 1-10, reprinted in Comp. Paps. Design Automation Conf., 1988, pp. 182-191. |
Fiduccia et al, "A Linear-Time Heuristic for Improving Network Partitions," 19th ACM/IEEE Design Automation Conf., Jun. 14-16, 1982, pp. 175-181, reprinted in ibid., pp. 241-247. |
Marek-Sadowska, "Two Dimensional Router for Double Layer Layout," 22nd ACM/IEEE Design Automation Conf., Jun. 23-26, 1985, pp. 117-123. |
Wooley et al, "Active Substrate System Integration", IEEE, Jul. 1987, pp. 468-471. |
Bogdan, "An Electrically Programmable Silicon Circuit Board", pp. 472-476. |
Hantusch, "The PIM: A Programmable Interconnection Module", IEEE Colloquim Dig., Colloquim on IC Design-Gate Arrays, 21 Nov. 1984, pp. 8.1-8.4. |